A 1-V heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing
作者： H. Zhang , V. Prabhu , V. George , M. Wan , M. Benes
DOI: 10.1109/4.881217
关键词:
摘要: A heterogeneous reconfigurable platform enables the flexible implementation of baseband wireless functions at energy levels between 10 and 100 MOPS/mW, six times higher than traditional digital signal processors. 5.2 mm/spl times/6.7 mm prototype processor, targeted for voice compression, is implemented in a 0.25-/spl mu/m 6-metal CMOS process, consumes 1.8 mW an average operation rate 40 MHz. It combines embedded microprocessor with array computational units different granularities, connected by hierarchical interconnect network.
harvard.edu
sci-hub.se 参考文章(10)
Marlene Wan, Hui Zhang, Varghese George, Martin Benes, Arthur Abnous, Vandana Prabhu, Jan Rabaey, Design Methodology of a Low-Energy Reconfigurable Single-Chip DSP System signal processing systems. ,vol. 28, pp. 47- 61 ,(2001) , 10.1023/A:1008159121620
Wai Lee, P. Landman, B. Barton, S. Abiko, H. Takahashi, H. Mizuno, S. Muramatsu, K. Tashiro, M. Fusumada, Luat Pham, F. Boutaud, E. Ego, G. Gallo, Hiep Tran, C. Lemonds, A. Shih, M. Nandakumar, B. Eklund, Ih-Chin Chen, A 1 V DSP for wireless communications international solid-state circuits conference. pp. 92- 93 ,(1997) , 10.1109/ISSCC.1997.585276
Suet-Fei Li, M. Wan, J. Rabaey, Configuration code generation and optimizations for heterogeneous reconfigurable DSPs signal processing systems. pp. 169- 180 ,(1999) , 10.1109/SIPS.1999.822322
M. Goel, N.R. Shanbhag, Low-power equalizers for 51.84 Mb/s very-high-speed digital subscriber loop (VDSL) modems signal processing systems. pp. 317- 326 ,(1998) , 10.1109/SIPS.1998.715794
Hui Zhang, Jan Rabaey, Low-swing interconnect interface circuits international symposium on low power electronics and design. pp. 161- 166 ,(1998) , 10.1145/280756.280876
Varghese George, Hui Zhang, Jan Rabaey, The design of a low energy FPGA international symposium on low power electronics and design. pp. 188- 193 ,(1999) , 10.1145/313817.313920
Hui Zhang, Marlene Wan, V. George, J. Rabaey, Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs Proceedings. IEEE Computer Society Workshop on VLSI '99. System Design: Towards System-on-a-Chip Paradigm. pp. 2- 8 ,(1999) , 10.1109/IWV.1999.760456
H. Zhang, V. Prabhu, V. George, M. Wan, M. Benes, A. Abnous, J.M. Rabaey, A 1 V heterogeneous reconfigurable processor IC for baseband wireless applications international solid-state circuits conference. pp. 68- 69 ,(2000) , 10.1109/ISSCC.2000.839694
T.D. Burd, T.A. Pering, A.J. Stratakos, R.W. Brodersen, A dynamic voltage scaled microprocessor system international solid-state circuits conference. ,vol. 35, pp. 1571- 1580 ,(2000) , 10.1109/4.881202
A. Abnous, J. Rabaey, Ultra-low-power domain-specific multimedia processors VLSI Signal Processing, IX. pp. 461- 470 ,(1996) , 10.1109/VLSISP.1996.558379