DRAM cell with enhanced SER immunity

作者: David M. Fried , Jeffrey S. Brown , Edward J. Nowak , Beth Ann Rainey

DOI:

关键词:

摘要: A memory cell that has first and second fully depleted transfer devices each having a body region diffused electrodes. The differential storage capacitor at least one node abutting in electrical contact with of the electrodes devices. primary capacitance plurality inherent capacitances, wherein capaictive value is approximately five times greater than capacitances.

参考文章(18)
James Andrew Yankosky, Charles Edward Drake, Daniel John Nickel, Charles Henri Stapper, William Paul Hovis, Scott Clarence Lewis, John Edward Barth, Howard Leo Kalter, John Atkinson Fifield, Dynamic ram with on-chip ecc and optimized bit and word redundancy ,(1991)
Jeffrey J. Welser, Waldemar Walter Kocon, Stuart Mcallister Burns, Howard Leo Kalter, Hussein Ibrahim Hanafi, Self-aligned diffused source vertical transistors with stack capacitors in a 4F-square memory cell array ,(1997)
Wei Wu, Karl L. Wang, Ker-Wen Teng, Bich-Yen Nguyen, Integrated circuit trench cell ,(1988)
Jeffrey J. Welser, Mark C. Hakey, Steven J. Holmes, Paul A. Rabidoux, Toshiharu Furukawa, Jack A. Mandelman, Howard L. Kalter, David V. Horak, Structure for folded architecture pillar memory cell ,(1998)
Sandip Tiwari, サンディプ・チワリ, Two transistor single capacitor ferroelectric memory ,(1999)
Toshio Mimoto, Yoshiji Ota, Dynamic semiconductor memories ,(1988)