作者: William C. Van Loo , John Watkins , David Labuda
DOI:
关键词:
摘要: An I/O write back cache memory and a data coherency method is provided to computer system having main memory. The includes partitioning the into segments, dynamically assigning reassigning ownership of segments either or controls accessibility cacheability for read cycles performed by CPU devices. During reassignment, various management actions are taken ensure coherency. As result, devices can perform addressed against in manner that increases performance with minimal increase hardware complexity cost.