Custom topology rotary clock router with tree subnetworks
作者： Baris Taskin , Joseph Demaio , Owen Farell , Michael Hazeltine , Ryan Ketner
关键词:
摘要: Increasing demands on computing power have spurred the development of faster, higher-density Integrated Circuits (ICs), compounding and complexity concerns in design budgets. The clock distribution network is a significant contributor to such concerns. Resonant rotary clocking relatively new technology that realizes several benefits over current methods, including power, frequency, variation tolerance, yet lacks automation tools promote increased use. Towards this end, an automated routing methodology presented generates custom topology ring routes with tree subnetworks. In addition adiabatic clocking, router permits 38.6p shorter wirelengths average for register tapping, compared traditional prescribed skew, binary routing.
acm.org
sci-hub.se 参考文章(34)
J. Cong, Cheng-Kok Koh, Minimum-cost bounded-skew clock routing international symposium on circuits and systems. ,vol. 1, pp. 215- 218 ,(1995) , 10.1109/ISCAS.1995.521489
J. Wood, S. Lipa, P. Franzon, M. Steer, Multi-gigahertz low-power low-skew rotary clock scheme international solid-state circuits conference. pp. 400- 401 ,(2001) , 10.1109/ISSCC.2001.912692
S.C. Chan, P.J. Restle, K.L. Shepard, N.K. James, R.L. Franch, A 4.6GHz resonant global clock distribution network international solid-state circuits conference. pp. 342- 343 ,(2004) , 10.1109/ISSCC.2004.1332734
Zhengtao Yu, Xun Liu, Power minimization of rotary clock design symposium on cloud computing. pp. 19- 24 ,(2005) , 10.1109/SOCC.2005.1554446
Zhengtao Yu, Xun Liu, Power analysis of rotary clock ieee computer society annual symposium on vlsi. pp. 150- 155 ,(2005) , 10.1109/ISVLSI.2005.58
Juang-Ying Chueh, C.H. Ziesler, M.C. Papaefthymiou, Empirical evaluation of timing and power in resonant clock distribution international symposium on circuits and systems. ,vol. 2, pp. 249- 252 ,(2004) , 10.1109/ISCAS.2004.1329255
Ivan S. Kourtev, Baris Taskin, Eby G. Friedman, Timing Optimization Through Clock Skew Scheduling ,(2008)
B. Taskin, I.S. Kourtev, Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits IEEE Transactions on Very Large Scale Integration Systems. ,vol. 12, pp. 12- 27 ,(2004) , 10.1109/TVLSI.2003.820525
F. O'Mahony, C.P. Yue, M.A. Horowitz, S.S. Wong, A 10-GHz global clock distribution using coupled standing-wave oscillators IEEE Journal of Solid-state Circuits. ,vol. 38, pp. 1813- 1820 ,(2003) , 10.1109/JSSC.2003.818299
S. Rusu, S. Tam, H. Muljono, D. Ayers, J. Chang, B. Cherkauer, J. Stinson, J. Benoit, R. Varada, J. Leung, R.D. Limaye, S. Vora, A 65-nm Dual-Core Multithreaded Xeon® Processor With 16-MB L3 Cache international solid state circuits conference. ,vol. 42, pp. 17- 25 ,(2007) , 10.1109/JSSC.2006.885041