Espresso-HF: a heuristic hazard-free minimizer for two-level logic
作者： Michael Theobald , Steven M. Nowick , Tao Wu
关键词:
摘要: We present a new heuristic algorithm for hazard-free minimization of two-level logic. On nearly all examples, the finds an exactly minimum-cost cover. It also solves several problems which have not been previously solved using existing exact minimizers. believe this is first method based on Espresso to solve general problem, multiple-input change transitions.
computer.org
acm.org
columbia.edu 
sci-hub.se 参考文章(14)
Bill Coates, Alan Marshall, Polly Siegel, The Design ofAn Asynchronous Communications Chip ,(1994)
Steven M. Nowick, Mark E. Dean, David L. Dill, Mark Horowitz, The design of a high-performance cache controller: a case study in asynchronous synthesis hawaii international conference on system sciences. ,vol. 15, pp. 241- 262 ,(1993) , 10.1016/0167-9260(93)90032-8
S.M. Nowick, N.K. Jha, Fu-Chiung Cheng, Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability international conference on vlsi design. pp. 171- 176 ,(1995) , 10.1109/ICVD.1995.512099
A. Marshall, B. Coates, F. Siegel, Designing an asynchronous communications chip IEEE Design & Test of Computers. ,vol. 11, pp. 8- 21 ,(1994) , 10.1109/54.282441
R.L. Rudell, A. Sangiovanni-Vincentelli, Multiple-Valued Minimization for PLA Optimization IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 6, pp. 727- 750 ,(1987) , 10.1109/TCAD.1987.1270318
G. De Micheli, R.K. Brayton, A. Sangiovanni-Vincentelli, Optimal State Assignment for Finite State Machines IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 4, pp. 269- 285 ,(1985) , 10.1109/TCAD.1985.1270123
Stephen Y. H. Su, S. H. Unger, Asynchronous sequential switching circuits ,(1969)
S.M. Nowick, D.L. Dill, Synthesis of asynchronous state machines using a local clock international conference on computer design. pp. 192- 197 ,(1991) , 10.1109/ICCD.1991.139879
S.M. Nowick, D.L. Dill, Exact two-level minimization of hazard-free logic with multiple-input changes IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 14, pp. 986- 997 ,(1995) , 10.1109/43.402498
Alberto L. Sangiovanni-Vincentelli, Gary D. Hachtel, Curtis T. McMullen, Robert King Brayton, Logic Minimization Algorithms for VLSI Synthesis ,(1984)