Application of cluster beam implantation for fabricating threshold voltage adjusted fets

作者: Dae-Gyu Park , Oleg Gluschenkov , Haizhou Yin

DOI:

关键词:

摘要: Semiconductor structures including a high k gate dielectric material that has at least one surface threshold voltage adjusting region located within 3 nm or less from an upper of the are provided. The is formed by cluster beam implant step in which impurity directly driven overlying subsequently removed structure following step.

参考文章(17)
Meikei Ieong, Kathryn W. Guarini, Jeffrey W. Sleight, Bruce B. Doris, Shreesh Narasimha, Min Yang, Kern Rim, High-performance cmos soi device on hybrid crystal-oriented substrates ,(2003)
Vamsi K. Paruchuri, Michael P. Chudzik, Dae-Gyu Park, Vijay Narayanan, Naim Moumen, High-k/metal gate stack using capping layer methods, ic and related transistors ,(2012)
Joong S. Jeon, Allison Kay Holbrook, Huicai Zhong, Jung-Suk Goo, George Jonathan Kluth, Qi Xiang, Method for integrating metals having different work functions to form cmos gates having a high-k gate dielectric and related structure ,(2004)
Edward P. Maciejewski, Effendi Leobandung, Sunfei Fang, Brian J. Greene, Yanfeng Wang, Qingqing Liang, Structure and method to improve threshold voltage of mosfets including a high k dielectric ,(2009)
Hongyu Yu, Chen JingDe, Li Mingfu, Dim-Lee Kwong, Serge Biesemans, Jorge Kittl, Low work function metal alloy ,(2006)
Vamsi K. Paruchuri, Bruce B. Doris, Vijay Narayanan, Young-Hee Kim, Barry P. Linder, Metal gate CMOS with at least a single gate metal and dual gate dielectrics ,(2008)