POWER2: Next generation of the RISC System/6000 family
作者： S. W. White , S. Dhawan
DOI: 10.1147/RD.385.0493
关键词:
摘要:
acm.org 
sci-hub.se 参考文章(8)
D. J. Shippy, T. W. Griffith, POWER2 fixed-point, data cache, and storage control units IBM Journal of Research and Development. ,vol. 38, pp. 503- 524 ,(1994) , 10.1147/RD.385.0503
John Cocke, V. Markstein, The evolution of RISC technology at IBM Ibm Journal of Research and Development. ,vol. 34, pp. 48- 55 ,(1990) , 10.1147/RD.341.0004
E. H. Welbon, C. C. Chan-Nui, D. J. Shippy, D. A. Hicks, The POWER2 performance monitor IBM Journal of Research and Development. ,vol. 38, pp. 545- 554 ,(1994) , 10.1147/RD.385.0545
S.W. White, P.D. Hester, J.W. Kemp, G.J. McWilliams, How does processor MHz relate to end-user performance? II. Memory subsystem and instruction set IEEE Micro. ,vol. 13, pp. 79- 89 ,(1993) , 10.1109/40.238004
Jack J. Dongarra, Performance of various computers using standard linear equations software ACM Sigarch Computer Architecture News. ,vol. 18, pp. 17- ,(1990) , 10.1145/141868.141871
J. I. Barreh, R. T. Golla, L. B. Arimilli, P. J. Jordan, POWER2 instruction cache unit IBM Journal of Research and Development. ,vol. 38, pp. 537- 544 ,(1994) , 10.1147/RD.385.0537
T. N. Hicks, R. E. Fry, P. E. Harvey, POWER2 floating-point unit: Architecture and implementation IBM Journal of Research and Development. ,vol. 38, pp. 525- 536 ,(1994) , 10.1147/RD.385.0525
H. B. Bakoglu, G. F. Grohoski, R. K. Montoye, The IBM RISC System/6000 processor: hardware overview Ibm Journal of Research and Development. ,vol. 34, pp. 12- 22 ,(1990) , 10.1147/RD.341.0012