Effectiveness of adaptive supply voltage and body bias for reducing impact of parameter variations in low power and high performance microprocessors
作者： J.W. Tschanz , S. Narendra , R. Nair , V. De
关键词:
摘要: Adaptive supply voltage as well adaptive body bias may be used to control the frequency and leakage distribution of fabricated microprocessor dies. Test chip measurements show that V/sub CC/ is effective in reducing impact parameter variations on frequency, active power, power microprocessors when 20 mV resolution used. Using together with BS/ or within-die much more than using any them individually.
harvard.edu
sci-hub.se 参考文章(5)
K.A. Bowman, S.G. Duvall, J.D. Meindl, Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration IEEE Journal of Solid-state Circuits. ,vol. 37, pp. 183- 190 ,(2002) , 10.1109/4.982424
A. Keshavarzi, S. Ma, S. Narendra, B. Bloechel, K. Mistry, T. Ghani, S. Borkar, V. De, Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs Proceedings of the 2001 international symposium on Low power electronics and design - ISLPED '01. pp. 207- 212 ,(2001) , 10.1145/383082.383135
J.W. Tschanz, J.T. Kao, S.G. Narendra, R. Nair, D.A. Antoniadis, A.P. Chandrakasan, V. De, Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage international solid-state circuits conference. ,vol. 37, pp. 1396- 1402 ,(2002) , 10.1109/JSSC.2002.803949
S. Narendra, M. Haycock, V. Govindarajulu, V. Erraguntla, H. Wilson, S. Vangal, A. Pangal, E. Seligman, R. Nair, A. Keshavarzi, B. Bloechel, G. Dermer, R. Mooney, N. Borkar, S. Borkar, V. De, 1.1 V 1 GHz communications router with on-chip body bias in 150 nm CMOS international solid-state circuits conference. ,vol. 1, pp. 270- 466 ,(2002) , 10.1109/ISSCC.2002.993040
Masayuki Miyazaki, Goichi Ono, Toshihiro Hattori, Kenji Shiozawa, Kunio Uchiyama, Koichiro Ishibashi, A 1000-MIPS/W microprocessor using speed adaptive threshold-voltage CMOS with forward bias international solid-state circuits conference. ,vol. 37, pp. 210- 217 ,(2000) , 10.1109/4.982427