Symbolic Parasitic Extractor for Circuit Simulation (SPECS)
作者： M. Ellement , C. E. Huang , P. J. Fowler , J. D. Bastian , L. P. McNamee
关键词:
摘要: This paper describes the design, development and implementation of program SPECS. The purpose SPECS is to automatically extract from a Rockwell microelectronic symbolic matrix description netlist for circuit simulation. differs others in that it uses symbol layout as an input, calculates both interelectrode intrinsic capacitance, conductor resistance, produces schematic representation network has selective TRACE, i.e., traces only or interest.
acm.org
sci-hub.st 参考文章(11)
P.M. Hall, Resistance calculations for thin film patterns Thin Solid Films. ,vol. 1, pp. 277- 295 ,(1968) , 10.1016/0040-6090(68)90046-1
Rathin Putatunda, Auto-Delay: A Program for Automatic Calculation of Delay in LSI/VLSI Chips design automation conference. pp. 616- 621 ,(1982) , 10.5555/800263.809266
Shiu-Ping Chao, Yen-Son Huang, Lap Man Yam, A hierarchical approach for layout versus circuit consistency check Proceedings of the seventeenth design automation conference on Design automation - DAC '80. pp. 270- 276 ,(1980) , 10.1145/800139.804538
Paul Losleben, Kathryn Thompson, Topological Analysis for VLSI Circuits design automation conference. pp. 461- 473 ,(1979) , 10.5555/800292.811754
W. H. Dierking, J. D. Bastian, VLSI parasitic capacitance determination by flux tubes IEEE Circuits and Systems Magazine. ,vol. 4, pp. 11- 18 ,(1982) , 10.1109/MCAS.1982.6323835
N. H. E. Weste, MULGA-An Interactive Symbolic Layout System for the Design of Integrated Circuits Bell System Technical Journal. ,vol. 60, pp. 823- 857 ,(1981) , 10.1002/J.1538-7305.1981.TB03383.X
J. Yoshida, Y. Goto, T. Ozaki, PANAMAP-B: A Mask Verification System for Bipolar IC design automation conference. pp. 690- 695 ,(1981) , 10.5555/800073.802376
Vishwani D. Agrawal, Synchronous Path Analysis in MOS Circuit Simulator design automation conference. pp. 629- 635 ,(1982) , 10.5555/800263.809268
Takashi Mitsuhashi, Toshiaki Chiba, Makoto Takashima, Kenji Yoshida, An integrated mask artwork analysis system Proceedings of the seventeenth design automation conference on Design automation - DAC '80. pp. 277- 284 ,(1980) , 10.1145/800139.804540
R.L.M. Dang, N. Shigyo, Coupling capacitances for two-dimensional wires IEEE Electron Device Letters. ,vol. 2, pp. 196- 197 ,(1981) , 10.1109/EDL.1981.25399