摘要: This paper describes EXCL, an automated circuit extraction program that transforms IC layout into a representation suitable for detailed simulation. The has built-in, general algorithms capable of accurate computations interconnection resistance, internodal capacitance, ground and transistor sizes. However, where possible, the are replaced with simple techniques, thereby improving execution speed. A basic component extractor is procedure decomposes regions domains appropriate specialized or algorithms. decomposition algorithm, discusses how they connect rest EXCL.
acm.org
sci-hub.st 参考文章(10)
P.M. Hall, Resistance calculations for thin film patterns Thin Solid Films. ,vol. 1, pp. 277- 295 ,(1968) , 10.1016/0040-6090(68)90046-1
P. Benedek, Capacitances of a planar multiconductor configuration on a dielectric substrate by a mixed order finite-element method IEEE Transactions on Circuits and Systems. ,vol. 23, pp. 279- 284 ,(1976) , 10.1109/TCS.1976.1084207
W. H. Dierking, J. D. Bastian, VLSI parasitic capacitance determination by flux tubes IEEE Circuits and Systems Magazine. ,vol. 4, pp. 11- 18 ,(1982) , 10.1109/MCAS.1982.6323835
T. Sakurai, Approximation of wiring delay in MOSFET LSI IEEE Journal of Solid-state Circuits. ,vol. 18, pp. 418- 426 ,(1983) , 10.1109/JSSC.1983.1051966
J. Yoshida, Y. Goto, T. Ozaki, PANAMAP-B: A Mask Verification System for Bipolar IC design automation conference. pp. 690- 695 ,(1981) , 10.5555/800073.802376
M. Ellement, C. E. Huang, P. J. Fowler, J. D. Bastian, L. P. McNamee, Symbolic Parasitic Extractor for Circuit Simulation (SPECS) design automation conference. pp. 346- 352 ,(1983) , 10.5555/800032.800687
Takashi Mitsuhashi, Toshiaki Chiba, Makoto Takashima, Kenji Yoshida, An integrated mask artwork analysis system Proceedings of the seventeenth design automation conference on Design automation - DAC '80. pp. 277- 284 ,(1980) , 10.1145/800139.804540
B. T. Preas, B. W. Lindsay, C. W. Gwyn, Automatic circuit analysis based on mask information design automation conference. pp. 309- 317 ,(1976) , 10.1145/800146.804830
R.L.M. Dang, N. Shigyo, Coupling capacitances for two-dimensional wires IEEE Electron Device Letters. ,vol. 2, pp. 196- 197 ,(1981) , 10.1109/EDL.1981.25399
P. Balaban, Calculation of the capacitance coefficients of planar conductors on a dielectric surface IEEE Transactions on Circuit Theory. ,vol. 20, pp. 725- 731 ,(1973) , 10.1109/TCT.1973.1083769