Initialization of non-volatile programmable latches in circuits in which an initialization operation is performed
作者： Nikolas Sredanovic , Helena Calendar
DOI:
关键词:
摘要: A non-volatile programmable latch (110) in an integrated circuit (310) is initialized by initialization signal (SET). At least a portion of the generated response to command perform operation. In some embodiments, synchronous dynamic random access memory (SDRAM), or graphics (SGRAM). The mode register set (MRS). received when predetermined period time has elapsed after power was turned on. Waiting for before initializing allows voltage powering develop so that can be reliably.
lens.org 参考文章(31)
Irah H. Donner, Spectacles with weight bearing cheek rest ,(1993)
Om P. Agrawal, Prom with programmable output structures ,(1986)
Robert B. Smith, Beverage cup holder ,(1993)
Paul Stephen Zagar, Scott Schaeger, Optimization circuitry and control for a synchronous memory device with programmable latency period ,(1996)
Kenji Mitsubishi Denki K.K. Lsi Anami, Tomohisa Mitsubishi Denki K.K. Lsi Wada, Shuji Mitsubishi Denki K.K. Lsi Murakami, Circuit for repairing defective bit in semiconductor memory device and repairing method ,(1990)
Loren L. McLaury, Power up initialization circuit responding to an input signal ,(2002)
Duane R. Mills, Rod Rozman, Mamun Rashid, Richard Fackenthal, Synchronous address latching for memory arrays ,(1994)
Betty Prince, High Performance Memories: New Architecture DRAMs and SRAMs — Evolution and Function ,(1996)
Fares N. Mubarak, Kapil Shankar, Om Agrawal, Programmable logic cell with flexible clocking and flexible feedback ,(1985)
William W. Ip, Gust Perlegos, Redundancy circuit for use in a semiconductor memory array ,(1984)