Low-output-impedance 0.6 /spl mu/m CMOS sub-bandgap reference
作者： V. Gupta , G.A. Rincón-Mora
DOI: 10.1049/EL:20072006
关键词:
摘要: A 0.6 µm CMOS sub-bandgap reference circuit, the output voltage of which is, unlike reported in literature, concurrently low and impedance, is presented. Experimental measurements verify that proposed produces a first-order temperature-compensated 890 mV, sources up to 5 mA load current rejects noise by factor 30.8–8.1 dB at 500 kHz–4 MHz, neither feature achieved state-of-the-art circuits.
sci-hub.se 参考文章(7)
E.A. Vittoz, MOS transistors operated in the lateral bipolar mode and their application in CMOS technology IEEE Journal of Solid-state Circuits. ,vol. 18, pp. 273- 279 ,(1983) , 10.1109/JSSC.1983.1051939
M.G.R. Degrauwe, O.N. Leuthold, E.A. Vittoz, H.J. Oguey, A. Descombes, CMOS voltage references using lateral bipolar transistors IEEE Journal of Solid-state Circuits. ,vol. 20, pp. 1151- 1157 ,(1985) , 10.1109/JSSC.1985.1052453
K. Manetakis, CMOS micro-power output stage for integrated voltage references Electronics Letters. ,vol. 40, pp. 917- 918 ,(2004) , 10.1049/EL:20045366
Ka Nang Leung, P.K.T. Mok, A sub-1-V 15-ppm//spl deg/C CMOS bandgap voltage reference without requiring low threshold voltage device IEEE Journal of Solid-state Circuits. ,vol. 37, pp. 526- 530 ,(2002) , 10.1109/4.991391
A.P. Brokaw, A simple three-terminal IC bandgap reference IEEE Journal of Solid-State Circuits. ,vol. 9, pp. 388- 393 ,(1974) , 10.1109/JSSC.1974.1050532
H. Banba, H. Shiga, A. Umezawa, T. Miyaba, T. Tanzawa, S. Atsumi, K. Sakui, A CMOS bandgap reference circuit with sub-1-V operation IEEE Journal of Solid-state Circuits. ,vol. 34, pp. 670- 674 ,(1999) , 10.1109/4.760378
Chang-Hyeon Lee, K. McClellan, J. Choma, A supply-noise-insensitive CMOS PLL with a voltage regulator using DC-DC capacitive converter IEEE Journal of Solid-state Circuits. ,vol. 36, pp. 1453- 1463 ,(2001) , 10.1109/4.953473