Computer hierarchy control

作者: Charles W. Ferrell , Thomas H. Howell , Lane K. Hooker

DOI:

关键词:

摘要: A multiple processor computer system features a store-into cache arrangement wherein each unit of the has its own unique memory unit. Data operated upon by any one units is stored in associated with that When thus modified block data required another units, requested transferred directly to requesting without having first transfer shared main memory. Provision also made for transferring data, under prescribed conditions from memory, but not as precondition processor.

参考文章(12)
William F. Beausoleil, Byron E. Phelps, Hierarchical memory with dedicated high speed buffers ,(1973)
Frederick Otto Flusche, John Anthony Gerardi, Shiu Kwong Chan, Bruce Lloyd Mcgilvray, Richard Neil Gustafson, Cache storage hierarchy for a multiprocessor system ,(1981)
Merle E. Houdek, Larry W. Loen, Roy L. Hoffman, Frank G. Soltis, Multi-processor task dispatching apparatus ,(1981)
Michael W. Goddard, Vernon K. Andersen, Storage interface unit ,(1974)
Charles P. Ryan, James L. King, Marion G. Porter, Apparatus for cache clearing ,(1982)
Sparacio F, Anderson D, Johnson L, Gustafson R, High speed buffer operation in a multi-processing system ,(1971)
Frederick O. Flusche, Bruce L. McGilvray, Richard N. Gustafson, Cache storage line shareability control for a multiprocessor system ,(1980)
Leonard G. Trubisky, Russell W. Guenthner, Charles P. Ryan, Cache with independent addressable data and directory arrays ,(1983)
Matthew Anthony Krygowski, Benedicto Umberto Messina, William Dean Silkman, Multiprocessor with independent direct cache-to-cache data transfers ,(1983)