Digital Compensated Methodology of a 2-1-1 cascaded continuous time delta-sigma modulator

作者: Po-Sheng Chen , Hsin-Liang Chen , Jen-Shiun Chiang

DOI: 10.1109/ISCAS.2009.5118245

关键词:

摘要: Conventionally a continuous time (CT) cascaded delta-sigma modulator is designed by virtue of the transforming from its equivalent discrete (DT) with compensation paths in analog part. This work presents new approach that does not need when implementing high order CT modulator. We move to digital cancellation filters, and it leads more efficient architecture terms circuitry complexity, power consumption, area cost, robustness circuit non-ideality. A 2-1-1 for audio band application was simulated; dynamic range 83.7 dB. The simulation results indicate performance this competitive conventional less hardware complexity dissipation.

参考文章(6)
Chi-Hung Lin, M. Ismail, Synthesis and analysis of high-order cascaded continuous-time /spl Sigma//spl Delta/ modulators international conference on electronics circuits and systems. ,vol. 3, pp. 1693- 1696 ,(1999) , 10.1109/ICECS.1999.814501
H. Shamsi, O. Shoaei, A novel structure for the design of 2-1-1 cascaded continuous time delta sigma modulators 2006 IEEE International Symposium on Circuits and Systems. pp. 4- ,(2006) , 10.1109/ISCAS.2006.1693692
M. Ortmanns, F. Gerfers, Y. Manoli, A case study on a 2-1-1 cascaded continuous-time sigma-delta Modulator IEEE Transactions on Circuits and Systems. ,vol. 52, pp. 1515- 1525 ,(2005) , 10.1109/TCSI.2005.852024
S. Paton, A. Di Giandomenico, L. Hernandez, A. Wiesbauer, T. Potscher, M. Clara, A 70-mW 300-MHz CMOS continuous-time /spl Sigma//spl Delta/ ADC with 15-MHz bandwidth and 11 bits of resolution IEEE Journal of Solid-state Circuits. ,vol. 39, pp. 1056- 1063 ,(2004) , 10.1109/JSSC.2004.829925
R. Tortosa, J.M. de la Rosa, A. Rodriguez-Vazquez, F.V. Fernandez, A direct synthesis method of cascaded continuous-time sigma-delta modulators international symposium on circuits and systems. pp. 5585- 5588 ,(2005) , 10.1109/ISCAS.2005.1465903