Compensating for off-current in a memory

作者: Toru Tanzawa

DOI:

关键词:

摘要: A memory cell is accessed by determining an off-current of a set cells, accessing the cells during access period, and compensating for cells.

参考文章(8)
H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, A. Nitayama, Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory symposium on vlsi technology. pp. 14- 15 ,(2007) , 10.1109/VLSIT.2007.4339708
Chulmin Park, Wonjoo Kim, Juhwan Jung, Yoondong Park, Taehee Lee, Inkyong Yoo, Hyoungsoo Ko, Junghun Sung, Sangmoo Choi, Multi-layered Vertical Gate NAND Flash overcoming stacking limit for terabit density storage symposium on vlsi technology. pp. 188- 189 ,(2006)
Augustin J. Hong, Emil B. Song, Kang L . Wang, Siyoung Choi, Joo Tae Moon, Jeung Hun Park, Deahyun Jang, Jiyoung Kim, Jeonghee Han, Sung Min Kim, Novel Vertical-Stacked-Array-Transistor (VSAT) for ultra-high-density and cost-effective NAND Flash memory devices and SSD (Solid State Drive) symposium on vlsi technology. pp. 186- 187 ,(2006)
M. Ishiduki, J. Matsunami, A. Nitayama, R. Katsumata, H. Aochi, Y. Komori, T. Fujiwara, M. Kido, Y. Fukuzumi, H. Tanaka, R. Kirisawa, Y. Iwata, Y. Nagata, M. Kito, Li Zhang, Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices symposium on vlsi technology. pp. 136- 137 ,(2006)
M.-H. Chiang, K. Kim, C. Tretz, C.-T. Chuang, Novel high-density low-power logic circuit techniques using DG devices IEEE Transactions on Electron Devices. ,vol. 52, pp. 2339- 2342 ,(2005) , 10.1109/TED.2005.856191
Kihyun, Byoung-Keun Son, U-In Chung, Wonseok Cho, Hui-Chang Moon, Won-Seong Lee, Hoosung Cho, Jae-Hun Jeong, Yong-Hoon Son, Jaehoon Jang, Sun Il Shim, Ju-Young Lim, Jae-Joo Shim, Jin Soo Lim, Su Youn Yi, Dewill Chung, Kyoung-Hoon Kim, Sungmin Hwang, Han-Soo Kim, Dong Woo Kim, Jong-Wook Lee, Younggoan, Jinho Kim, Vertical cell array using TCAT(Terabit Cell Array Transistor) technology for ultra high density NAND flash memory symposium on vlsi technology. pp. 192- 193 ,(2006)
Sakaguchi Takeshi, SEMICONDUCTOR MEMORY DEVICE ,(2012)