作者: Mark Randolph , Wei Zheng , Arvind Halliyal , Wenmei Lei
DOI:
关键词:
摘要: A dielectric memory cell comprises a substrate which includes source region, drain and channel region positioned there between. multilevel charge trapping is on the surface of control gate over region. The tunneling adjacent to substrate, high constant capacitive coupling gate,