Optimization of Drain Engineered MOS Transistors for Microwave Frequency Applications

作者: Ciby Thomas , S Haldar , Rubeena Saleem , R S Gupta

DOI: 10.1080/02564602.1999.11416834

关键词:

摘要: A computer aided model to optimize the performance of drain engineered MOS transistors is reported. Simple closed form expressions for cut off frequency, transit time and gate current were derived. comparative study device characteristics made between conventional, spacer LDD Fully Overlapped (FOLD) transistors. Suitable fold finger designs FOLD structures higher lower better driveability. The computed frequency these devices found be in microwave region. structure promises reliability comparison with other structures.

参考文章(13)
R. Shrivastava, K. Fitzpatrick, A simple model for the overlap capacitance of a VLSI MOS device IEEE Transactions on Electron Devices. ,vol. 29, pp. 1870- 1875 ,(1982) , 10.1109/T-ED.1982.21044
S. Ogura, P.J. Tsang, W.W. Walker, D.L. Critchlow, J.F. Shepard, Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor IEEE Transactions on Electron Devices. ,vol. 27, pp. 1359- 1367 ,(1980) , 10.1109/T-ED.1980.20040
D.C. Shaver, Microwave operation of submicrometer channel-length Silicon MOSFET's IEEE Electron Device Letters. ,vol. 6, pp. 36- 39 ,(1985) , 10.1109/EDL.1985.26034
Gwo-Sheng Huang, Chin-Yuan Wu, An analytic saturation model for drain and substrate currents of conventional and LDD MOSFETs IEEE Transactions on Electron Devices. ,vol. 37, pp. 1667- 1677 ,(1990) , 10.1109/16.55754
T. Hori, K. Kurimoto, A new MOSFET with large-tilt-angle implanted drain (LATID) structure IEEE Electron Device Letters. ,vol. 9, pp. 300- 302 ,(1988) , 10.1109/55.723
C. Raynaud, J. Gautier, G. Guegan, M. Lerme, E. Playez, G. Dambrine, High-frequency performance of submicrometer channel-length silicon MOSFETs IEEE Electron Device Letters. ,vol. 12, pp. 667- 669 ,(1991) , 10.1109/55.116949
Simon Tam, Ping-Keung Ko, Chenming Hu, Lucky-electron model of channel hot-electron injection in MOSFET'S IEEE Transactions on Electron Devices. ,vol. 31, pp. 1116- 1125 ,(1984) , 10.1109/T-ED.1984.21674
J.R.F. McMacken, S.G. Chamberlain, Analytic and iterative transit-time models for VLSI MOSFETs in strong inversion IEEE Journal of Solid-state Circuits. ,vol. 25, pp. 1257- 1267 ,(1990) , 10.1109/4.62150
Tiao-Yuan Huang, W.W. Yao, R.A. Martin, A.G. Lewis, M. Koyanagi, J.Y. Chen, A new LDD transistor with inverse-T gate structure IEEE Electron Device Letters. ,vol. 8, pp. 151- 153 ,(1987) , 10.1109/EDL.1987.26584
M. Andersson, P. Kuivalainen, Transit-time model for short-channel MOSFET's IEEE Transactions on Electron Devices. ,vol. 40, pp. 830- 832 ,(1993) , 10.1109/16.202799