A calibration technique for a high-resolution flash time-to-digital converter
作者： P.M. Levine , G.W. Roberts
DOI: 10.1109/ISCAS.2004.1328179
关键词:
摘要: Traditional flash time-to-digital converters (TDCs) make use of buffers delays and flip-flops or arbiters to quantize a time interval. To achieve high resolution without delay however, offsets caused by mismatches in arbiter layout can be used for quantization. Such converter requires calibration technique determine these offsets. This paper describes direct method based on the addition temporal noise input. eliminates need very small input times as traditional calibration. Simulation results reveal that proposed technique, followed curve-fitting procedure, accurately offset down picoseconds.
sci-hub.se 参考文章(6)
D.J. Kinniment, O.V. Maevsky, A. Bystrov, G. Russell, A.V. Yakovlev, On-chip structures for timing measurement and test symposium on asynchronous circuits and systems. pp. 190- 197 ,(2002) , 10.1109/ASYNC.2002.1000309
W. Lian, X.S. Cheng, Analytical model of noise of a switched flip-flop Electronics Letters. ,vol. 24, pp. 1317- 1318 ,(1988) , 10.1049/EL:19880895
P. Dudek, S. Szczepanski, J.V. Hatfield, A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line IEEE Journal of Solid-state Circuits. ,vol. 35, pp. 240- 247 ,(2000) , 10.1109/4.823449
D. Keith Robinson, Philip R. Bevington, Data Reduction and Error Analysis for the Physical Sciences ,(1969)
V. Gutnik, A. Chandrakasan, On-chip picosecond time measurement symposium on vlsi circuits. pp. 52- 53 ,(2000) , 10.1109/VLSIC.2000.852849
C.T. Gray, Wentai Liu, W.A.M. Van Noije, T.A. Hughes, R.K. Cavin, A sampling technique and its CMOS implementation with 1 Gb/s bandwidth and 25 ps resolution custom integrated circuits conference. ,vol. 29, pp. 340- 349 ,(1994) , 10.1109/4.278359