Impedance calibration circuit
作者： Takayuki Ikeoku , Kenji Namba , Ryu Hasunuma
DOI:
关键词:
摘要: An impedance calibration circuit for a serial ATA (SATA) transmitter has resistor in series with each leg of the differential output transmitter. array selectable resistors is parallel resistors. Resistors are selected to be A utilizes comparator determine when minimum error reached. Offset errors compensated by which determines center alternate ones and zeros generated input signals within offset comparator, should point calibration.
google.co.in 参考文章(9)
Adam J. Whitworth, Dominick Richiuso, Termination circuits and methods therefor ,(2000)
Bram Nauta, Line driver with adaptive output impedance ,(1994)
Mark B. Ritter, Method and circuit for automatically correcting offset voltage ,(2000)
Samuel M. Palermo, Chung San Roger Chan, Robert F. Payne, High speed voltage mode differential digital output driver with edge-emphasis and pre-equalization ,(2002)
Luke A. Johnson, Receiver impedance calibration arrangements in full duplex communication systems ,(2000)
Michael J. Osborn, Gerald Talbot, Mark D. Hummel, Low voltage differential receiver/transmitter and calibration method thereof ,(2000)
Mark R. Vitunic, Daniel D. Culmer, Optimized active SCSI termination technique ,(1994)
Gerald L. Esch, Guy H. Humphrey, Calibration sharing for CMOS output driver ,(1998)