Towards practical page coloring-based multicore cache management

作者: Xiao Zhang , Sandhya Dwarkadas , Kai Shen

DOI: 10.1145/1519065.1519076

关键词:

摘要: Modern multi-core processors present new resource management challenges due to the subtle interactions of simultaneously executing processes sharing on-chip resources (particularly L2 cache). Recent research demonstrates that operating system may use page coloring mechanism control cache partitioning, and consequently achieve fair efficient utilization. However, places additional constraints on memory space allocation, which conflict with application needs. Further, adaptive adjustments partitioning policies in a multi-programmed execution environment incur substantial overhead for recoloring (or copying). This paper proposes hot-page approach enforcing only small set frequently accessed hot) pages each process. The cost identifying hot online is reduced by leveraging knowledge spatial locality during table scan access bits. Our results demonstrate identification selective can significantly alleviate coloring-induced adverse effects practice. we also reach somewhat negative conclusion without hardware support, beneficial when performed infrequently (meaning long scheduling time quanta executions).

参考文章(25)
Kai Shen, Pin Lu, Virtual machine memory access tracing with hypervisor exclusive cache usenix annual technical conference. pp. 3- ,(2007)
Srinivas Devadas, Larry Rudolph, G. Edward Suh, Edward Suh, Dynamic Cache Partitioning for Simultaneous Multithreading Systems ,(2004)
Theodore H. Romer, Brian N. Bershad, Dennis Lee, J. Bradley Chen, Dynamic Page Mapping Policies for Cache Conflict Resolution on Standard Hardware. operating systems design and implementation. pp. 255- 266 ,(1994)
Sandhya Dwarkadas, Kai Shen, Girts Folkmanis, Xiao Zhang, Processor hardware counter statistics as a first-class system resource HOTOS'07 Proceedings of the 11th USENIX workshop on Hot topics in operating systems. pp. 14- ,(2007)
Leonid B. Sokolinsky, LFU-K: An effective buffer management replacement algorithm database systems for advanced applications. pp. 670- 681 ,(2004) , 10.1007/978-3-540-24571-1_60
A. Fedorova, M. Seltzer, Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler international conference on parallel architectures and compilation techniques. pp. 25- 38 ,(2007) , 10.1109/PACT.2007.40
Lisa R. Hsu, Steven K. Reinhardt, Ravishankar Iyer, Srihari Makineni, Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource international conference on parallel architectures and compilation techniques. pp. 13- 22 ,(2006) , 10.1145/1152154.1152161
Ravi Iyer, Li Zhao, Fei Guo, Ramesh Illikkal, Srihari Makineni, Don Newell, Yan Solihin, Lisa Hsu, Steve Reinhardt, QoS policies and architecture for cache/memory in CMP platforms measurement and modeling of computer systems. ,vol. 35, pp. 25- 36 ,(2007) , 10.1145/1254882.1254886
David A. Patterson, Latency lags bandwith Communications of the ACM. ,vol. 47, pp. 71- 75 ,(2004) , 10.1145/1022594.1022596
Nauman Rafique, Won-Taek Lim, Mithuna Thottethodi, Architectural support for operating system-driven CMP cache management international conference on parallel architectures and compilation techniques. pp. 2- 12 ,(2006) , 10.1145/1152154.1152160