System-on-chip interface architecture
作者： Ozgul Baris , Dickman Zachary , Tuan Tim , Clarke David , Langer Jan
DOI:
关键词: System on a chip 、 Data processing 、 Architecture 、 Interface (computing) 、 Computer hardware 、 Block (telecommunications) 、 Computer science
摘要: A device may include a plurality of data processing engines, subsystem, and an SoC interface block coupled to the engines subsystem. The be configured exchange between subsystem engines.
lens.org 参考文章(31)
Peter H. Alfke, Trevor J. Bauer, Steven P. Young, Colm P. Fewer, Large crossbar switch implemented in FPGA ,(2004)
D Abbott, Projectile and cartridge arrangement ,(1971)
Tassanee Payakapan, Shahin Toutounchi, Lee Ni Chung, Built-in self test (BIST) technology for testing field programmable gate arrays (FPGAs) using partial reconfiguration ,(2005)
Edward S. McGettigan, Nicolas John Camilleri, Partial reconfiguration of a programmable gate array using a bus macro ,(2001)
Bernard J New, Robert Anders Johnson, Ralph Wittig, Sundarajarao Mohan, None, Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM ,(2000)
Liewei Bao, H. Hoffmann, B. Edwards, A. Agarwal, C. Ramey, J.F. Brown, D. Wentzlaff, M. Mattina, Chyi-Chang Miao, P. Griffin, On-Chip Interconnection Architecture of the Tile Processor IEEE Micro. ,vol. 27, pp. 15- 31 ,(2007) , 10.1109/MM.2007.89
Jeffrey M. Mason, W. Story Leavesley, Versatile bus interface macro for dynamically reconfigurable designs ,(2006)
Delon Levi, Tobias J. Becker, High bandwidth reconfigurable on-chip network for reconfigurable systems ,(2007)
Trevor J. Bauer, Steven P. Young, Architecture and method for partially reconfiguring an FPGA ,(2001)
Nabeel Shirazi, Chi Bun Chan, Method of and system for implementing a circuit in a device having programmable logic ,(2010)