An Area-Efficient and Low-Power Multirate Decoder for Quasi-Cyclic Low-Density Parity-Check Codes
作者： Bo Xiang , Rui Shen , An Pan , Dan Bao , Xiaoyang Zeng
DOI: 10.1109/TVLSI.2009.2025169
关键词: Chip 、 Electronic engineering 、 Clock gating 、 Computer science 、 Code word 、 Codec 、 Digital television 、 Parity bit 、 Low-density parity-check code 、 Decoding methods 、 Digital broadcasting
摘要: The quasi-cyclic low-density parity-check (QC-LDPC) codes are widely applied in digital broadcast and communication systems. However, the decoders are still difficult to be put into …
sci-hub.se 参考文章(27)
Niclas Wiberg, Codes and Decoding on General Graphs Ph. D. dissertation, Linkoping Univ., Sweden. ,(1996)
Shu Lin, Daniel J. Costello, Error control coding : fundamentals and applications ,(1983)
Tong Zhang, K.K. Parhi, A 54 Mbps (3,6)-regular FPGA LDPC decoder signal processing systems. pp. 127- 132 ,(2002) , 10.1109/SIPS.2002.1049697
M.M. Mansour, N.R. Shanbhag, Turbo decoder architectures for low-density parity-check codes global communications conference. ,vol. 2, pp. 1383- 1388 ,(2002) , 10.1109/GLOCOM.2002.1188425
Xiao-Yu Hu, E. Eleftheriou, D.-M. Arnold, A. Dholakia, Efficient implementations of the sum-product algorithm for decoding LDPC codes global communications conference. ,vol. 2, pp. 1036- ,(2001) , 10.1109/GLOCOM.2001.965575
E. Yeo, P. Pakzad, B. Nikolic, V. Anantharam, High throughput low-density parity-check decoder architectures global communications conference. ,vol. 5, pp. 3019- 3024 ,(2001) , 10.1109/GLOCOM.2001.965981
David J.C. MacKay, Michael S. Postol, Weaknesses of Margulis and Ramanujan-Margulis low-density parity-check codes Electronic Notes in Theoretical Computer Science. ,vol. 74, pp. 97- 104 ,(2003) , 10.1016/S1571-0661(04)80768-0
M.M. Mansour, N.R. Shanbhag, M.M. Mansour, N.R. Shanbhag, A 640-Mb/s 2048-Bit Programmable LDPC Decoder Chip IEEE Journal of Solid-State Circuits. ,vol. 41, pp. 684- 698 ,(2006) , 10.1109/JSSC.2005.864133
Ning Chen, Yongmei Dai, Zhiyuan Yan, Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes signal processing systems. pp. 220- 225 ,(2006) , 10.1109/SIPS.2006.352585
A.J. Blanksby, C.J. Howland, A 220 mW 1 Gb/s 1024-bit rate-1/2 low density parity check code decoder custom integrated circuits conference. ,vol. 37, pp. 404- 412 ,(2001) , 10.1109/4.987093