Integrated circuit including vertical diode
作者： Bipin Rajendran , Min Yang , Hsiang-Lan Lung , Thomas Happ
DOI:
关键词: Electrical conductor 、 Electrical engineering 、 Diode 、 Substrate (printing) 、 Line (electrical engineering) 、 Materials science 、 Optoelectronics 、 Integrated circuit
摘要: An integrated circuit includes a substrate including isolation regions, first conductive line formed in the between and vertical diode substrate. The contact coupled to memory element contact. provides portion of diode.
google.de 参考文章(29)
Tyler Lowrey, Three-dimensional (3D) programmable device ,(2000)
M. Gill, T. Lowrey, J. Park, Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications international solid-state circuits conference. ,vol. 2, pp. 158- 446 ,(2002) , 10.1109/ISSCC.2002.992192
George W. Conner, Saiyed A. Raza, Douglas F. Ridley, Sheldon C. P. Lim, Method of fabricating a programmable read-only memory cell incorporating an antifuse utilizing deposition of amorphous semiconductor layer ,(1983)
Kazutoshi Int. Prop. Div. Nakamura, Yusuke Int. Prop. Div. Kawaguchi, Norio Int. Prop. Div. Yasuhara, Akio Int. Prop. Div. Nakagawa, MOS field effect transistor with reduced on-resistance ,(2001)
Tyler A. Lowrey, Three dimensional programmable device and method for fabricating the same ,(2002)
Masahiko Higuma, Yoshiyuki Shino, Yuko Sato, Image-transfer medium for ink-jet printing, production process of transferred image, and cloth with transferred image formed thereon ,(1999)
Thomas Happ, Phase change memory cell with high read margin at low power operation ,(2005)
J.H. Oh, J.H. Park, Y.S. Lim, H.S. Lim, Y.T. Oh, J.S. Kim, J.M. Shin, J.H. Park, Y.J. Song, K.C. Ryoo, D.W. Lim, S.S. Park, J.I. Kim, J.H. Kim, J. Yu, F. Yeung, C.W. Jeong, J.H. Kong, D.H. Kang, G.H. Koh, G.T. Jeong, H.S. Jeong, Kinam Kim, Full Integration of Highly Manufacturable 512Mb PRAM based on 90nm Technology international electron devices meeting. pp. 1- 4 ,(2006) , 10.1109/IEDM.2006.346905
S.J. Ahn, Y.N. Hwang, Y.J. Song, S.H. Lee, S.Y. Lee, J.H. Park, C.W. Jeong, K.C. Ryoo, J.M. Shin, J.H. Park, Y. Fai, J.H. Oh, G.H. Koh, G.T. Jeong, S.H. Joo, S.H. Choi, Y.H. Son, J.C. Shin, Y.T. Kim, H.S. Jeong, K. Kim, Highly reliable 50nm contact cell technology for 256Mb PRAM symposium on vlsi technology. pp. 98- 99 ,(2005) , 10.1109/.2005.1469227