Test structure and method for detecting via contact shorting in shallow trench isolation regions

作者: Effendi Leobandung , Huilong Zhu , Shih-Fen Huang

DOI:

关键词: Test structureOptoelectronicsElectrical engineeringMaterials scienceElectrodeShallow trench isolationActive devicesSemiconductor device

摘要: A test structure for detecting void formation in semiconductor device layers includes a plurality of active areas formed substrate, shallow trench isolation (STI) regions separating the areas, gate electrode structures across and STI regions, matrix vias over between structures. At least one edge each pair at opposite ends given extends out to an associated area.

参考文章(15)
You-Hua Chou, Chih-Lung Lin, Kuang-Yuan Hsu, Cheng-Yuan Tsai, Joung-Wei Liou, Atomic layer deposition for filling a gap between devices ,(2004)
Larg H. Weiland, Brian E. Stine, Christopher Hess, Passive multiplexor test structure for integrated circuit manufacturing ,(2000)
Timothy D. Sullivan, Paul S. McLaughlin, Ping-Chuan Wang, Test structure for locating electromigration voids in dual damascene interconnects ,(2002)
Michael K. Templeton, Bhanwar Singh, Bharath Rangarajan, Arvind Halliyal, Interlayer dielectric void detection ,(2002)
Michael K. Templeton, Bhanwar Singh, Ramkumar Subramanian, Using scatterometry for etch end points for dual damascene process ,(2001)
Majid Aghababazadeh, James S. Vickers, Jose J. Estabil, Nader Pakdaman, Gary L. Steinbrueck, Technique for evaluating a fabrication of a die and wafer ,(2007)