JTAG component description via nonvolatile memory
作者： Larry C. James , David L. Simpson , Mark A. Taylor , Chris A. Harrison
DOI:
关键词: Non-volatile memory 、 Boundary scan 、 Computer hardware 、 Component (UML) 、 Computer science 、 Embedded system 、 Serial Vector Format
摘要: Nonvolatile memory is provided on each module of a computer system including one or more modules with plurality components JTAG technology. A test bus operable in accordance the 1149.1 standard included and arranged to access nonvolatile memory. Boundary scan information for also additional information, preferably fully describing all related characteristics operations, stored then able obtain required implement operations module.
lens.org 参考文章(14)
Yin-Chao Hwang, Theo J. Powell, Modularized scan path for serially tested logic circuit ,(1985)
Martin D. Daniels, Derek Roskell, Logic circuit having individually testable logic modules ,(1987)
Miyuki Ishida, Isao Azuma, Naozumi Aoki, Electronic circuit device able to diagnose status-holding circuits by scanning ,(1988)
Arnold Blum, Testing and diagnostic device for digital computers ,(1984)
David L. Simpson, L. Langford Ii Thomas, Boundary-scan input circuit for a reset pin ,(1991)
Satish M. Thatte, Theo J. Powell, Thirumalai Sridhar, Han-Tzong Yuan, David S. Ho, Architecture and method for testing VLSI processors ,(1983)
Floyd E. Anderson, Liang-Tsai Lin, On chip test system for configurable gate arrays ,(1986)
Colin M. Maunder, Rodham Tulloss, The Test Access Port and Boundary Scan Architecture ,(1990)
Jeffrey D. Bellay, Theo J. Powell, Partitioned scan-testing system ,(1985)
Johannes DeWilde, Franciscus P. M. Beenker, Wilhelm A. Sauerwald, Karel J. E. Van Eerdewijk, Marinus T. M. Segers, Testable carriers for integrated circuits ,(1988)