Dynamic leakage control circuit
作者： Jente B. Kuang , Rajiv V. Joshi , Hung C. Ngo , Kevin J. Nowka
DOI:
关键词: Threshold voltage 、 Leakage (electronics) 、 Voltage 、 Engineering 、 Power consumption 、 Voltage optimisation 、 Circuit architecture 、 Electronic engineering 、 Data signal 、 Control circuit
摘要: A low power consumption pipeline circuit architecture has partitioned stages. The first stage is non-power-gated for fast response in processing input data after receipt of a valid signal. power-gated second two modes. Normally the rail charged to voltage potential supply. In gated mode, threshold below reduce leakage. decoupled from potential. third its either coupled or where charges before stage.
lens.org 参考文章(9)
Kouichi Kumagai, Susumu Kurosawa, Semiconductor integrated circuit device with low power consumption and simple manufacturing steps ,(1999)
Volkan Kursun, Eby G. Friedman, Dual threshold voltage and low swing domino logic circuits ,(2003)
Steven M. Nowick, Montek Singh, High-throughput asynchronous dynamic pipelines ,(2001)
Jon Lexau, Ivan E. Sutherland, Josephus C. Ebergen, Jonathan Gainsley, Method and apparatus for asynchronously controlling domino logic gates ,(2002)
James B. Burr, Method and structure for supply gated electronic components ,(2003)
Theodore W. Houston, Integrated circuit having dynamic logic with reduced standby leakage current ,(1998)
Hans M. Jacobson, Pradip Bose, Prabhakar N. Kudva, Stanley Everett Schuster, Peter William Cook, Alper Buyuktosunoglu, Philip George Emma, Method and structure for short range leakage control in pipelined circuits ,(2003)
o Nippon Tel. And Tel. Corp. Fujii, Takakuni c, Koji c, o Nippon Tel. And Tel. Corp. Douseki, Self-timed pipelined datapath system and asynchronous signal control circuit ,(1998)