Junctionless MOSFETs with laterally graded-doping channel for analog/RF applications

作者: Yongbo Chen , Mohamed Mohamed , Michael Jo , Umberto Ravaioli , Ruimin Xu

DOI: 10.1007/S10825-013-0478-3

关键词: Short-channel effectCutoff frequencyOptoelectronicsTransconductanceSubthreshold conductionVoltagePhysicsTransistorChannel length modulationMOSFET

摘要: In this paper, we propose a laterally graded-channel pseudo-junctionless (GPJL) MOSFET for analog/RF applications. We examine the dynamical performance of GPJL and compare it with common junctionless (JL) architecture using 2-D full-band electron Monte Carlo simulator (MC) quantum correction. Our results indicate that outperforms conventional JL MOSFET, yielding higher values drain current (I ds), transconductance (g m), cutoff frequency (f t). Further, emerging electric field velocity distributions, as consequence channel engineering introduced by result in lower output conductance ds) early voltage (V ea). The preeminence transistor over is further illustrated showing improvements on intrinsic gain (A vo) subthreshold regime, to high 61 %. These our proposed yields improvement metrics compared MOSFETs.

参考文章(39)
Wei Lu, Charles M Lieber, TOPICAL REVIEW: Semiconductor nanowires JPhD. ,vol. 39, ,(2006) , 10.1088/0022-3727/39/21/R01
Haijun Lou, Lining Zhang, Yunxi Zhu, Xinnan Lin, Shengqi Yang, Jin He, Mansun Chan, A Junctionless Nanowire Transistor With a Dual-Material Gate IEEE Transactions on Electron Devices. ,vol. 59, pp. 1829- 1836 ,(2012) , 10.1109/TED.2012.2192499
R. K. Sharma, M. Bucher, Device Design Engineering for Optimum Analog/RF Performance of Nanoscale DG MOSFETs IEEE Transactions on Nanotechnology. ,vol. 11, pp. 992- 998 ,(2012) , 10.1109/TNANO.2012.2204439
Dries Sels, Bart Sorée, Guido Groeseneken, Quantum ballistic transport in the junctionless nanowire pinch-off field effect transistor Journal of Computational Electronics. ,vol. 10, pp. 216- 221 ,(2011) , 10.1007/S10825-011-0350-2
Jaeil Choi, Katsuyuki Nagai, Shunsuke Koba, Hideaki Tsuchiya, Matsuto Ogawa, Performance Analysis of Junctionless Transistors Based on Monte Carlo Simulation Applied Physics Express. ,vol. 5, pp. 054301- ,(2012) , 10.1143/APEX.5.054301
Ratul Kumar Baruah, Roy P. Paily, Impact of high-k spacer on device performance of a junctionless transistor Journal of Computational Electronics. ,vol. 12, pp. 14- 19 ,(2013) , 10.1007/S10825-012-0428-5
S. Barraud, M. Berthome, R. Coquand, M. Casse, T. Ernst, M.-P. Samson, P. Perreau, K. K. Bourdelle, O. Faynot, T. Poiroux, Scaling of Trigate Junctionless Nanowire MOSFET With Gate Length Down to 13 nm IEEE Electron Device Letters. ,vol. 33, pp. 1225- 1227 ,(2012) , 10.1109/LED.2012.2203091
Shinya Yamakawa, Hiroaki Ueno, Kenji Taniguchi, Chihiro Hamaguchi, Kazuo Miyatsuji, Kazuo Masaki, Umberto Ravaioli, Study of interface roughness dependence of electron mobility in Si inversion layers using the Monte Carlo method Journal of Applied Physics. ,vol. 79, pp. 911- 916 ,(1996) , 10.1063/1.360871
Wolfgang Vitale, Mohamed Mohamed, Umberto Ravaioli, Monte Carlo study of transport properties in junctionless transistors international workshop on computational electronics. pp. 1- 3 ,(2010) , 10.1109/IWCE.2010.5677969
F. Gamiz, A. Godoy, L. Donetti, C. Sampedro, J. B. Roldan, F. Ruiz, I. Tienda, N. Rodriguez, F. Jimenez-Molinos, Monte Carlo simulation of nanoelectronic devices Journal of Computational Electronics. ,vol. 8, pp. 174- 191 ,(2009) , 10.1007/S10825-009-0295-X