Method of forming an integrated circuit having conductors of enhanced cross-sectional area with etch stop barrier layer

作者: Basab Bandyopadhyay , H. Jim Fulford , William S. Brennan , Mark W. Michael , Robert Dawson

DOI:

关键词:

摘要: A interconnect structure is provided having a conductor with enhanced thickness. The includes an upper portion and lower portion, wherein the geometry sufficient to increase current-carrying capacity beyond that by portion. formed filling trench within dielectric region, selectively removing conductive material from surface except for regions directly above portions thereby form of cross-section which can be produced modifying via-etch mask, rather than reconfigure and/or move features metal mask.

参考文章(38)
Tomotoshi Inoue, Kenichi Tomita, Toshiyuki Terada, Semiconductor integrated circuit device having a hollow multi-layered lead structure ,(1990)
Shuji Hirao, Tomoyasu Murakami, Kousaku Yano, Michinari Yamanaka, Noboru Nomura, Tetsuya Ueda, Method for forming a multi-layer metallic wiring structure ,(1994)
Charles L. Standley, William L. Guthrie, Carter W. Kaanta, John E. Cronin, Kathleen A. Perry, William J. Patrick, Barbara J. Luther, Melanie M. Chow, Method for producing coplanar multi-level metal/insulator films on a substrate and for forming patterned conductive lines simultaneously with stud vias ,(1985)
Basab Bandyopadhyay, H. Jim Fulford, William S. Brennan, Mark W. Michael, Robert Dawson, Fred N. Hause, Integrated circuit having conductors of enhanced cross-sectional area ,(1998)
Donald S. Gardner, Xiao-Chun Mu, David B. Fraser, Srinivasan Sivaram, Methods of forming an interconnect on a semiconductor substrate ,(1992)
Yang Pan, Harianto Wong, Method for forming a polycide gate electrode ,(1996)
Ming-Ren Lin, Mark Chang, Richard J. Huang, Robin Cheung, Angela Hui, Simplified dual damascene process for multilevel metallization and interconnection structure ,(1995)