On the low-power design of DCT and IDCT for low bit-rate video codecs
作者： N. August , Dong Sam Ha
关键词:
摘要: Examines low power design techniques for discrete cosine transform (DCT) and inverse (IDCT) circuits applicable bit rate wireless video systems. The include skipping energy DCT input, all-zero IDCT precision constant multipliers, clock gating, a transition data path. final blocks reduce average dissipation by 95% over baseline reference blocks.
sci-hub.se 参考文章(39)
Gary K. Yeap, Practical Low Power Digital VLSI Design ,(1997)
Jie Chen, K.J. Ray Liu, Cost-effective low-power architectures of video coding systems international symposium on circuits and systems. ,vol. 1, pp. 153- 156 ,(1999) , 10.1109/ISCAS.1999.777826
B. Erol, F. Kossentini, H. Alnuweiri, Implementation of a fast H.263+ encoder/decoder asilomar conference on signals, systems and computers. ,vol. 1, pp. 462- 466 ,(1998) , 10.1109/ACSSC.1998.750906
M. Kuhlmann, K.K. Parhi, Power comparison of flow-graph and distributed arithmetic based DCT architectures asilomar conference on signals, systems and computers. ,vol. 2, pp. 1214- 1219 ,(1998) , 10.1109/ACSSC.1998.751519
A. Madisetti, A.N. Willson, A 100 MHz 2-D 8/spl times/8 DCT/IDCT processor for HDTV applications IEEE Transactions on Circuits and Systems for Video Technology. ,vol. 5, pp. 158- 165 ,(1995) , 10.1109/76.388064
Kyung-Wook Shin, Heung-Woo Jeon, Yong-Seum Kang, An efficient VLSI implementation of vector-radix 2-D DCT using mesh-connected 2-D array international symposium on circuits and systems. ,vol. 4, pp. 47- 50 ,(1994) , 10.1109/ISCAS.1994.409193
Ig-Kyun Kim, Jin-Jong Cha, Han-Jin Cho, A design of 2-D DCT/IDCT for real-time video applications international conference on vlsi and cad. pp. 557- 559 ,(1999) , 10.1109/ICVC.1999.820999
Jen-Shiun Chiang, Hsiang-Chou Huang, New architecture for high throughput-rate real-time 2-D DCT and the VLSI design international conference on asic. pp. 219- 222 ,(1996) , 10.1109/ASIC.1996.551997
T.G. Venkatesh, S. Srinivasan, A pruning based fast rate control algorithm for MPEG coding computational intelligence. pp. 403- 407 ,(1999) , 10.1109/ICCIMA.1999.798564
Kyeounsoo Kim, P.A. Beerel, A high-performance low-power asynchronous matrix-vector multiplier for discrete cosine transform AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360). pp. 135- 138 ,(1999) , 10.1109/APASIC.1999.824046