Reconfigurable programmable logic device
作者： Raminda Madurawe
DOI:
关键词:
摘要: The present invention provides a reconfigurable programmable logic device (PLD) that saves its own programmed state without the use of an external memory or additional control on PLD. A non-volatile cell is incorporated with each SRAM in PLD to form configuration cell. cells store states associated even after termination power system. Each then restores configured upon system power-up by "mapping" contents may be implemented either Erasable Programmable Read Only Memory ("EPROM") Electrically ("EEPROM").
lens.org 参考文章(17)
Michel Betirac, Non-volatile random access memory cell with CMOS transistors having a common floating grid ,(1984)
Anil Gupta, EEPROM-backed FIFO memory ,(1992)
Randy Charles Steele, Configuration memory for programmable logic device ,(1990)
Raminda Madurawe, Reconfigurable programmable logic device having static and non-volatile memory ,(1994)
Richard G. Cliff, John E. Turner, A complementary low power non-volatile reconfigurable eecell ,(1992)
Scott K. Pickett, Arthur L. Swift, Thomas M. Luich, Multiple page programmable logic architecture ,(1990)
Sanjay Popli, Scott Pickett, David Hawley, Shankar Moni, Rafael C. Camarota, Configuration features in a configurable logic array ,(1993)
Rick Freeman, Robert Lipp, Tim Saxe, A HIGH DENSITY FLASH MEMORY FPGA FAMILY ,(1996)
Vikram Kowshik, Elroy M. Lucero, Zero power, electrically alterable, nonvolatile latch ,(1989)
Richard D. Freeman, Random access memory (ram) based configurable arrays ,(1994)