Dynamic programming of bus master channels by intelligent peripheral devices using communication packets

作者: Bill A. Munson

DOI:

关键词:

摘要: An controller for allowing any of a plurality peripheral devices to dynamically program read and write operations upon memory. A device initiates memory operation by transmitting packets information the which has an interface with One includes read/write bit identifying as or operation. Each is address packet, data control packet. packet type bits identify The circuitry decoding executing based on bit. FIFO having multiplexed input provided in storing received from

参考文章(12)
Edward Stanley Szurkowski, Donald Edgar Blahut, Program server for interactive television system. ,(1993)
Jean-Marc Frailong, Jean A. Gastinel, Pradeep S. Sindhu, Arbitration of packet switched busses, including busses for shared memory multiprocessors ,(1991)
Joseph A. Thomsen, Brian N. Fall, Hrushikesh Nalubola, David R. Evoy, Franklyn H. Story, W. Henry Potts, Serial bus I/O system and method for serializing interrupt requests and DMA requests in a computer system ,(1994)
Kevin John Gildea, Peter Heiner Hochschild, Yun-Pong Huang, Method and apparatus for managing packet fifos ,(1994)