Integrated erase voltage path for multiple cell substrates in nonvolatile memory devices

摘要: A non-volatile memory device using existing row decoding circuitry to selectively provide a global erase voltage at least one selected block in order facilitate erasing of all the cells block. More specifically, is coupled cell body or substrate block, where electrically isolated from other By integrating path with used drive signals for no additional logic required providing