Termination Sequence Generation Circuits for Low-Density Parity-Check Convolutional Codes
作者： S. Bates , D.G. Elliott , R. Swamy
关键词:
摘要: Low-density parity-check convolutional codes (LDPC-CCs) complement their popular block-oriented counterparts and may be more suitable in certain communication applications. These include streaming voice, video, packet switching networks. In order to use these efficiently we must generate termination sequences similar those used conventional codes. this paper, present a construction method for sequence generation circuits field-programmable gate arrays application-specific integrated circuits. This uses linear algebra determine the small number of states encoder converts solutions into sequential circuit. Results are presented several realizations (128,3,6) LDPC-CC
sci-hub.se 参考文章(14)
P. Urard, E. Yeo, L. Paumier, P. Georgelin, T. Michel, V. Lebars, E. Lantreibecq, B. Gupta, A 135Mb/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes international solid-state circuits conference. pp. 446- 609 ,(2005) , 10.1109/ISSCC.2005.1494061
S. Bates, Zhengang Chen, Xiaodai Dong, Low-density parity-check convolutional codes for Ethernet networks pacific rim conference on communications, computers and signal processing. pp. 85- 88 ,(2005) , 10.1109/PACRIM.2005.1517231
Tong Zhang, K.K. Parhi, A 54 Mbps (3,6)-regular FPGA LDPC decoder signal processing systems. pp. 127- 132 ,(2002) , 10.1109/SIPS.2002.1049697
A. Jimenez Felstrom, K.S. Zigangirov, Time-varying periodic convolutional codes with low-density parity-check matrix IEEE Transactions on Information Theory. ,vol. 45, pp. 2181- 2191 ,(1999) , 10.1109/18.782171
R.M. Tanner, D. Sridhara, A. Sridharan, T.E. Fuja, D.J. Costello, LDPC block and convolutional codes based on circulant matrices IEEE Transactions on Information Theory. ,vol. 50, pp. 2966- 2984 ,(2004) , 10.1109/TIT.2004.838370
A.J. Blanksby, C.J. Howland, A 220 mW 1 Gb/s 1024-bit rate-1/2 low density parity check code decoder custom integrated circuits conference. ,vol. 37, pp. 404- 412 ,(2001) , 10.1109/4.987093
S. Bates, G. Block, A memory-based architecture for FPGA implementations of low-density parity-check convolutional decoders international symposium on circuits and systems. pp. 336- 339 ,(2005) , 10.1109/ISCAS.2005.1464593
Lance Perez, Christian Schlegel, Trellis and turbo coding ,(2004)
A. Darabiha, A.C. Carusone, F.R. Kschischang, Multi-Gbit/sec low density parity check decoders with reduced interconnect complexity international symposium on circuits and systems. pp. 5194- 5197 ,(2005) , 10.1109/ISCAS.2005.1465805
I. Djurdjevic, Jun Xu, K. Abdel-Ghaffar, Shu Lin, A class of low-density parity-check codes constructed based on Reed-Solomon codes with two information symbols IEEE Communications Letters. ,vol. 7, pp. 317- 319 ,(2003) , 10.1109/LCOMM.2003.814716