Bio-Inspired Imprecise Computational Blocks for Efficient VLSI Implementation of Soft-Computing Applications

作者: H R Mahdiani , A Ahmadi , S M Fakhraie , C Lucas

DOI: 10.1109/TCSI.2009.2027626

关键词:

摘要: The conventional digital hardware computational blocks with different structures are designed to compute the precise results of assigned calculations. main contribution our proposed Bio-inspired Imprecise Computational (BICs) is that they provide an applicable estimation result instead its value at a lower cost. These novel more efficient in terms area, speed, and power consumption respect their rivals. Complete descriptions sample BIC adder multiplier as well error behaviors synthesis introduced this paper. It then shown these can be exploited efficiently implement three-layer face recognition neural network defuzzification block fuzzy processor.

参考文章(43)
Abraham Kandel, Gideon Langholz, Fuzzy hardware: architectures and applications Kluwer Academic Publishers. ,(1997)
Sang Gu Lee, J.D. Carpinelli, VHDL implementation of very high-speed integer fuzzy controller systems, man and cybernetics. ,vol. 1, pp. 588- 593 ,(2005) , 10.1109/ICSMC.2005.1571210
Sied Mehdi Fakhraie, Kenneth Carless Smith, VLSI - Compatible Implementations for Artificial Neural Networks ,(1996)
Shin-ichi O'uchi, M. Fujishima, K. Hoh, An 8-qubit quantum-circuit processor international symposium on circuits and systems. ,vol. 5, pp. 209- 212 ,(2002) , 10.1109/ISCAS.2002.1010677
R.A. Blum, J.D. Ross, E.A. Brown, S.P. DeWeerth, An Integrated System for Simultaneous, Multichannel Neuronal Stimulation and Recording IEEE Transactions on Circuits and Systems. ,vol. 54, pp. 2608- 2618 ,(2007) , 10.1109/TCSI.2007.906071
Yi-Lin Ju, I-Ming Tsai, Sy-Yen Kuo, Quantum Circuit Design and Analysis for Database Search Applications IEEE Transactions on Circuits and Systems I-regular Papers. ,vol. 54, pp. 2552- 2563 ,(2007) , 10.1109/TCSI.2007.907845
Shounak Roychowdhury, Witold Pedrycz, A survey of defuzzification strategies International Journal of Intelligent Systems. ,vol. 16, pp. 679- 695 ,(2001) , 10.1002/INT.1030
C. Nagendra, M.J. Irwin, R.M. Owens, Area-time-power tradeoffs in parallel adders IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing. ,vol. 43, pp. 689- 702 ,(1996) , 10.1109/82.539001