Buried Bit Line Anti-Fuse One-Time-Programmable Nonvolatile Memory

作者: Hsiang Lan Lung

DOI:

关键词:

摘要: An anti-fuse one-time-programmable (OTP) nonvolatile memory cell has a P well substrate with two P.sup.− doped regions. Another N.sup.+ region, functioning as bit line, is positioned adjacent and between the regions on substrate. defined over region. Two insulator are deposited impurity polysilicon layer anti-fuse. A polycide layer. The function word line. programmed i.e., link, diode, formed after OTP programmed. array structure of cells methods for programming, reading, fabricating such also disclosed.

参考文章(27)
Dwight L. Crook, Amr M. Mohsen, Fusible link employing capacitor structure ,(1985)
Amr M. Mohsen, Esmat Z. Hamdy, John L. McCollum, Selectively formable vertical diode circuit element ,(1986)
Benjamin S. Ting, Peter M. Pani, Benny Ma, Programmable non-volatile bidirectional switch for programmable logic ,(1996)
Tomoko Ogura, Tomoya Saito, Seiki Ogura, Kimihiro Satoh, Twin NAND device structure, array operations and fabrication method ,(2003)
C. de Graaf, P.H. Woerlee, C.M. Hart, H. Lifka, P.W.H. de Vreede, P.J.M. Janssen, F.J. Sluijs, G.M. Paulzen, A novel high-density low-cost diode programmable read only memory international electron devices meeting. pp. 189- 192 ,(1996) , 10.1109/IEDM.1996.553151
Eliyahou Harari, Jack H. Yuan, George Samachisa, Processing techniques for making a dual floating gate EEPROM cell array ,(1999)
Chih-Wei Hung, Cheng-Yuan Hsu, Single-poly eprom and method for forming the same ,(2002)