Area estimation and optimisation of FPGA routing fabrics
作者： Alastair M. Smith , George A. Constantinides , Peter Y. K. Cheung
关键词:
摘要: This paper presents a methodology for estimating and optimising FPGA routing fabrics using high-level modelling convex optimisation techniques. Experimental methods exploring design spaces suffer from expensive computation time, which is exacerbated by increased dimensionality due to the larger number of architectural parameters. In this we build on previously published work describe model area. used in conjunction with form known as geometric programming, order analytically derive optimised parameters, demonstrating power accuracy model-based approaches configurable architecture design. We show that parameters such connection switch box flexibilities can be architected save around 6% area instead traditional “rules thumb”.
ic.ac.uk 
sci-hub.se 参考文章(10)
Alexander Marquardt, Vaughn Betz, Jonathan Rose, Architecture and CAD for Deep-Submicron FPGAS ,(1999)
Asma Kahoul, George A. Constantinides, Alastair M. Smith, Peter Y. K. Cheung, Heterogeneous Architecture Exploration: Analysis vs. Parameter Sweep Lecture Notes in Computer Science. pp. 133- 144 ,(2009) , 10.1007/978-3-642-00641-8_15
Wei Mark Fang, Jonathan Rose, Modeling routing demand for early-stage FPGA architecture development Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays - FPGA '08. pp. 139- 148 ,(2008) , 10.1145/1344671.1344694
Jason Luu, Ian Kuon, Peter Jamieson, Ted Campbell, Andy Ye, Wei Mark Fang, Jonathan Rose, VPR 5.0 Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09. pp. 133- 142 ,(2009) , 10.1145/1508128.1508150
E. Ahmed, J. Rose, The effect of LUT and cluster size on deep-submicron FPGA performance and density international symposium on low power electronics and design. ,vol. 12, pp. 288- 298 ,(2004) , 10.1109/TVLSI.2004.824300
Alastair M. Smith, George A. Constantinides, Peter Y. K. Cheung, Integrated Floorplanning, Module-Selection, and Architecture Generation for Reconfigurable Devices IEEE Transactions on Very Large Scale Integration Systems. ,vol. 16, pp. 733- 744 ,(2008) , 10.1109/TVLSI.2008.2000259
Alastair M. Smith, Steven J.E. Wilton, Joydip Das, Wirelength modeling for homogeneous and heterogeneous FPGA architectural development Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays - FPGA '09. pp. 181- 190 ,(2009) , 10.1145/1508128.1508156
Seung-Jean Kim, Stephen P. Boyd, Sunghee Yun, Dinesh D. Patil, Mark A. Horowitz, A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing Optimization and Engineering. ,vol. 8, pp. 397- 430 ,(2007) , 10.1007/S11081-007-9011-5
Andrew Lam, Steven J.E. Wilton, Philip Leong, Wayne Luk, An analytical model describing the relationships between logic architecture and FPGA density field-programmable logic and applications. pp. 221- 226 ,(2008) , 10.1109/FPL.2008.4629935
Stephen Boyd, Lieven Vandenberghe, Convex Optimization Cambridge University Press. ,(2004)