Regaining Trust in VLSI Design: Design-for-Trust Techniques

作者: Jeyavijayan Rajendran , Ozgur Sinanoglu , Ramesh Karri

DOI: 10.1109/JPROC.2014.2332154

关键词:

摘要: Designers use third-party intellectual property (IP) cores and outsource various steps in their integrated circuit (IC) design flow, including fabrication. As a result, security vulnerabilities have been emerging, forcing IC designers end-users to reevaluate trust hardware. If an attacker gets hold of unprotected design, attacks such as reverse engineering, insertion malicious circuits, IP piracy are possible. In this paper, we shed light on the very large scale integration (VLSI) fabrication survey design-for-trust (DfTr) techniques that aim at regaining design. We elaborate four DfTr techniques: logic encryption, split manufacturing, camouflaging, Trojan activation. These developed by reusing VLSI test principles.

参考文章(42)
Ulrich Rührmair, Srinivas Devadas, Farinaz Koushanfar, Security Based on Physical Unclonability and Disorder Introduction to Hardware Security and Trust. pp. 65- 102 ,(2012) , 10.1007/978-1-4419-8080-9_4
Michael G. McIntyre, Richard Wayne Jarvis, Split manufacturing method for advanced semiconductor circuits ,(2002)
James P. Baukus, Ronald P. Cocchi, Bryan J. Wang, Lap Wai Chow, Camouflaging a standard cell based integrated circuit ,(2009)
James P. Baukus, Gavin J. Harbison, Lap-Wai Chow, William M. Clark, Conductive channel pseudo block process and circuit to inhibit reverse engineering ,(2003)
Frank Imeson, Siddharth Garg, Mahesh V. Tripunitara, Ariq Emtenan, Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation usenix security symposium. pp. 495- 510 ,(2013)
J. Rajendran, E. Gavas, J. Jimenez, V. Padman, R. Karri, Towards a comprehensive and systematic classification of hardware Trojans international symposium on circuits and systems. pp. 1871- 1874 ,(2010) , 10.1109/ISCAS.2010.5537869
Jeyavijayan Rajendran, Ramesh Karri, Youngok Pino, Ozgur Sinanoglu, Logic encryption: a fault analysis perspective design, automation, and test in europe. pp. 953- 958 ,(2012) , 10.5555/2492708.2492947
Sheng Wei, Saro Meguerdichian, Miodrag Potkonjak, Gate-level characterization: foundations and hardware security applications design automation conference. pp. 222- 227 ,(2010) , 10.1145/1837274.1837332