Direct memory access acceleration device for use in a data processing system

作者: Rebecca Stempski McMahon , David Robert Stauffer

DOI:

关键词:

摘要: A Direct Memory Access (DMA) Acceleration Device for substantially increasing a data transfer rate between system memory and an Input/Output (I/O) device use in processing system. The DMA enables the to subtantially double I/O by generating necessary control address signals. In receive operation, reads from while host processor simultaneously writes previous memory. Similarly, transmit subsequent Transmit Receive State Machines of are programmed sequencing signals during mode, being absolutely transparent non-DMA mode operation.

参考文章(12)
Jun Arai, Mitsuru Yamamoto, Isamu Hasebe, Takao Isogawa, Direct memory access control system with byte/word control of data bus ,(1978)
David William Siegel, Ravi Kumar Arimilli, Sudhir Dhawan, James Otto Nicholson, Computer system DMA transfer ,(1992)
John A. Klashka, Richard P. Lewis, Multiple DMA controller chip sequencer ,(1988)
Robert Lockwood Mansfield, Roger Ned Bailey, Alexander Koos Spencer, Look ahead bus transfer request ,(1990)
Joseph K. Farrell, Daniel C. Kuhl, Timothy V. Lee, Jeffrey S. Gordon, Direct memory access controller with adaptive pipelining and bus control features ,(1990)
Jack L. Anderson, Thomas J. Balph, Memory interface device with processing capability ,(1977)