HIPARE: Hierarchical Circuit and Parameter Extraction from Mask Layout Data
作者： U. Röttcher , J. Fritz , F. Krohm , G. Hess
DOI: 10.1007/978-3-642-84304-4_3
关键词:
摘要: HIPARE performs hierarchical circuit and parameter extraction from mask layout data including non-Manhattan geometries. Due to its programming modularity a powerful set of operations is very flexible in adapting different technologies can compute almost all usual device types their parameters. Additionally, sophisticated algorithms for detailed parasitics such as resistances, intrinsic intemodal capacitances arbitrary conductors have been implemented. Hierarchical analysis based on user-defined abstract representations cells allowing overlaps inner-cell interfaces.
springer.com
sci-hub.st 参考文章(12)
Jon Louis Bentley, Thomas Ottmann, The Complexity of Manipulating Hierarchically Defined Sets of Rectangles mathematical foundations of computer science. pp. 1- 15 ,(1981) , 10.1007/3-540-10856-4_70
Bentley, Ottmann, Algorithms for Reporting and Counting Geometric Intersections IEEE Transactions on Computers. ,vol. 28, pp. 643- 647 ,(1979) , 10.1109/TC.1979.1675432
M. Horowitz, R.W. Dutton, Resistance Extraction from Mask Layout Data IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 2, pp. 145- 150 ,(1983) , 10.1109/TCAD.1983.1270032
William J. Herman, Gary M. Tarolli, Hierarchical Circuit Extraction with Detailed Parasitic Capacitance design automation conference. pp. 337- 345 ,(1983) , 10.5555/800032.800686
A. Bootehsaz, R.A. Cottrell, A Technology Independent Approach to Hierarchical IC Layout Extraction design automation conference. pp. 425- 431 ,(1986) , 10.5555/318013.318082
Louis K. Scheffer, Ronny Soetarman, Hierarchical Analysis of IC Artwork with User-Defined Rules IEEE Design & Test of Computers. ,vol. 3, pp. 66- 74 ,(1986) , 10.1109/MDT.1986.294941
Steven P. McCormick, EXCL: A Circuit Extractor for IC Designs design automation conference. pp. 616- 623 ,(1984) , 10.5555/800033.800863
T. Sakurai, K. Tamaru, Simple formulas for two- and three-dimensional capacitances IEEE Transactions on Electron Devices. ,vol. 30, pp. 183- 185 ,(1983) , 10.1109/T-ED.1983.21093
John K. Ousterhout, Walter S Scott, Magic's Circuit Extractor design automation conference. pp. 286- 292 ,(1985) , 10.5555/317825.317872
Todd J. Wagner, Hierarchical Layout Verification design automation conference. pp. 484- 489 ,(1984) , 10.5555/800033.800843