Advanced memory device having improved performance, reduced power and increased reliability
作者： Charles A. Kilmer , Paul W. Coteus , George L. Chiu , Hillery C. Hunter , Kyu-hyoun Kim
DOI:
关键词:
摘要: An advanced memory having improved performance, reduced power and increased reliability. A device includes a array, receiver for receiving command associated data, error control coding circuitry performing checking on the received command, data masking preventing from being written to array in response detecting an command. Another programmable preamble. fast exit self-refresh mode. auto refresh function that is controlled by characteristic device. of
lens.org 参考文章(24)
Scott Schaefer, Programmable DQS preamble ,(2002)
Joseph Macri, Eric Scott, Dan Shimizu, Sagheer Ahmad, Apparatus and methods for tuning a memory interface ,(2005)
Akiyoshi Yamamoto, Hitoshi Tanaka, Yoshinori Matsui, Tadashi Onodera, Kazuhiko Kajigaya, Self-refresh timer circuit and method of adjusting self-refresh timer period ,(2007)
Yuanlong Wang, Frederick A. Ware, Unidirectional error code transfer for both read and write data transmitted via bidirectional data link ,(2009)
Ian Shaeffer, Craig Hampel, System to detect and identify errors in control information, read data and/or write data ,(2008)
Dean A. Klein, Power management control and controlling memory refresh operations ,(2004)
Peter Pochmuller, Michael Schittenhelm, Jens Lupke, Gunnar Krause, Justus Kuhn, Wolfgang Ernst, Jochen Muller, Method and device for reading and for checking the time position of data response signals read out from a memory module to be tested ,(2001)
Hideto c o Mitsubishi Denki Kabushikki K. Hidaka, Semiconductor memory device with reduced current consumption in data hold mode ,(2000)
Theodore C. White, Thanh H. Le, Method and system for automatic calibration of a DQS signal in a storage controller ,(2006)
Dominique Savignac, Hermann Ruckerbauer, Chip, multi-chip system in a method for performing a refresh of a memory array ,(2008)