Semiconductor memory device with reduced current consumption in data hold mode
作者： Hideto c o Mitsubishi Denki Kabushikki K. Hidaka
DOI:
关键词:
摘要: A power supply circuit generating a voltage for refresh-related circuitry and column-related/peripheral control are controlled by to be put in different supplying states self refresh mode. In the mode, only receives perform operation. reduced current consumption can achieved mode while fast access operation is not deteriorated.
google.de 参考文章(15)
Jim C. Tso, Vipul C. Patel, David R. Brown, DRAM power management with self-refresh ,(1992)
Masaki Tsukude, Tadato Yamagata, Kazutami Arimoto, Semiconductor integrated circuit device having hierarchical power source arrangement ,(1997)
Kazuhiko Kajigaya, Youji Idei, Masakazu Aoki, Masashi Horiguchi, Hiromasa Noda, Kiyoo Itoh, Osamu Nagashima, Takeshi Sakata, Semiconductor integrated circuit device and method of activating the same ,(2002)
Masaki Tsukude, Kazutami Arimoto, Semiconductor memory device with an improved hierarchical power supply line configuration ,(1995)
Tetsushi Tanizaki, Semiconductor memory device that can have power consumption reduced during self refresh mode ,(1998)
Dan Kikinis, Apparatus and method for minimizing DRAM recharge time ,(1997)
Masaki Tsukude, Kazutami Arimoto, Hideto Hidaka, Mikio Asakura, Shinji Kawai, Masanori Hayashikoshi, Tsukasa Ooishi, Semiconductor device incorporating internal voltage down converting circuit ,(1992)
Mariko Ohtsuka, Toshiaki Takahira, Kazumasa Yanagisawa, Yuji Tanaka, Yoshihiko Yasu, Yasuto Igarashi, Yasunobu Aoki, Toshio Sasaki, Semiconductor integrated circuit device having an improved operation control for a dynamic memory ,(2000)
Masaki Tsukude, Kazutami Arimoto, Semiconductor memory device having self-refreshing function ,(1996)