System and method for handling exceptions and branch mispredictions in a superscalar microprocessor

作者: Johannes Wang , Trevor Deosaran , Sanjiv Garg

DOI:

关键词:

摘要: An system and method for retiring instructions in a superscalar microprocessor which executes program comprising set of having predetermined order, the retirement simultaneously groups executed or out order by microprocessor. The comprises done block monitoring status to determine instruction group have been executed, control determining whether each is retirable, temporary buffer storing results register array retirable-instruction results. In addition, further controls determined be transferring their from array, retires directly array. steps buffer, retirable

参考文章(265)
Nitin V. Sarangdhar, James M. Brayton, Michael W. Rhodehamel, Glenn J. Hinton, Computer system and method for maintaining memory consistency in a pipelined, non-blocking caching bus request queue ,(1994)
Patrick Bosshart, Theodore W. Houston, Douglas Matzke, Vibhu Kalyan, Ching-Hao Shaw, Comprehensive logic circuit layout system ,(1990)
Vojin G. Oklobdzija, Daniel T. Ling, Instruction prefetch buffer control ,(1985)
A. Peleg, U. Weister, Future trends in microprocessors: out-of-order execution, speculative branching and their CISC performance potential convention of electrical and electronics engineers in israel. pp. 263- 266 ,(1991) , 10.1109/EEIS.1991.217647
Nicholas Wade, Michael Callander, Raymond Strouble, R. Iris Bahar, Linda Chao, Douglas Sanders, Richard L. Sites, Derrick Meyer, Rebecca L. Stamm, Error transition mode for multi-processor system ,(1991)