Resistive memory reset

作者: Kuo-Chi Tu , Hsia-Wei Chen , Yu-Wen Liao , Chih-Yang Chang , Wen-Ting Chu

DOI:

关键词:

摘要: A resistive memory cell includes a switch and switching device. The first terminal connected to select line gate word line. device is between second of the bit resettable by having positive bias applied negative

参考文章(15)
Gurtej S. Sandhu, Bhaskar Srinivasan, Methods of reading and using memory cells ,(2009)
Asad M Haider, Kelly J Taylor, Satyavolu S Papa Rao, Edmond Burke, MIM capacitors and methods for fabricating same ,(2003)
Bruce A. Block, Richard Scott List, Ruitao Zhang, On-chip decoupling capacitor and method of making same ,(2000)
Wei-Wei Zhuang, Wei Pan, Fengyan Zhang, Tingkai Li, Sheng Teng Hsu, RRAM memory cell electrodes ,(2003)
Sheng Teng Hsu, David R. Evans, Tingkai Li, Resistance random access memory devices and method of fabrication ,(2006)
Tak H. Ning, John A. Bracchitta, Wilbur D. Pricer, Kerry Bernstein, William J. Cote, Intralevel decoupling capacitor, method of manufacture and testing circuit of the same ,(2007)
H-S Philip Wong, Heng-Yuan Lee, Shimeng Yu, Yu-Sheng Chen, Yi Wu, Pang-Shiu Chen, Byoungil Lee, Frederick T Chen, Ming-Jinn Tsai, None, Metal–Oxide RRAM Proceedings of the IEEE. ,vol. 100, pp. 1951- 1970 ,(2012) , 10.1109/JPROC.2012.2190369