Memory clock pulse generating circuit with reduced peak current requirements
作者： Mitsugi Ogura , Naokazu Miyawaki
DOI:
关键词:
摘要: A dynamic type semiconductor memory device having refreshing function includes a clock pulse generating circuit row section which plurality of cascade-connected delay circuits, MOS transistors selectively connected between said and gate control for changing conduction resistances the according to level signal.
lens.org 参考文章(13)
Richard H. Heeren, Dynamic logic system ,(1969)
Richard Wilfred Ahrons, Delay line using integrated mos circuitry ,(1970)
Lionel S. White, Ngai H. Hong, Delay circuit used in semiconductor memory device ,(1980)
Mel Bazes, Integrated circuit synchronous delay line ,(1982)
Robert James Proebsting, Robert Sherman Green, Dynamic random access memory misfet integrated circuit ,(1974)
M. Taniguchi, T. Yoshihara, M. Yamada, K. Shimotori, T. Nakano, Y. Gamou, Fully boosted 64K dynamic RAM with automatic and self-refresh IEEE Journal of Solid-state Circuits. ,vol. 16, pp. 492- 498 ,(1981) , 10.1109/JSSC.1981.1051628
Yukio Maehashi, Noise-inhibiting circuit responsive to a signal supplied only to the first stage of the circuit ,(1978)
Gary Lee Heimbigner, Multiple-phase clock signal generator using frequency-related and phase-separated signals ,(1970)
Hannan William J, Schanne Jr Joseph F, Electronically variable delay line ,(1965)
John R. Spence, Time delay, charge, transfer circuit ,(1976)