Avd hardmask for damascene patterning

作者: Kevin J. Fischer , Ruth A. Brain , Michael A. Childs

DOI:

关键词:

摘要: A method including forming a dielectric layer on contact point of an integrated circuit structure; hardmask material surface the layer; and at least one via in to using as pattern. An apparatus substrate active point; having opening therein for interconnect material; through point.

参考文章(11)
Vencent Chang, Kuei Shun Chen, Lawrence Lin, Jhun Hua Chen, Lai Chien Wen, Chin-Hsiang Lin, Dummy vias for damascene process ,(2006)
Ronald R. Uttecht, Carter W. Kaanta, Rosemary A. Previti-Kelly, John E. Cronin, Paul A. Farrar, Andrew J. Watts, Robert M. Geffken, James G. Ryan, William H. Guthrie, Plural level chip masking ,(1991)
Chia-Hong Jan, Patrick Morrow, Jihperng Leu, Method for making a dual damascene interconnect using a multilayer hard mask ,(2000)
M. Hiroi, M. Tada, H. Ohtake, S. Saito, T. Onodera, N. Furutake, Y. Harada, Y. Hayashi, Dual hard mask process for low-k porous organosilica dielectric in copper dual damascene interconnect fabrication international interconnect technology conference. pp. 295- 297 ,(2001) , 10.1109/IITC.2001.930088
Thomas M. Shaw, Sanjay C. Mehta, Stephen M. Gates, Michael Lane, Son Van Nguyen, Vincent J. McGahay, Xiao H. Liu, Hardmask for improved reliability of silicon based dielectrics ,(2008)
Stephan Grunow, Richard Paul Volant, Kevin Shawn Petrarca, Kaushik A. Kumar, Method for forming conductive structures ,(2007)
Ming-Hsing Liu, Chia-Hsiun Yu, Damascene structure and opening thereof ,(2008)