Memory device having multiple read buffers for read latency reduction

作者: Gideon Intrater

DOI:

关键词:

摘要: A memory device can include: a array arranged to store data lines; an interface that receives first read command requesting bytes of in consecutively addressed order from starting byte; cache having buffer storing line including the byte, and second line, or array; output circuitry accesses buffer, sequentially outputs each byte through highest line; lowest until requested have been execute command, contents buffers being maintained memory.

参考文章(15)
Clifford Alan Zitlaw, Mark Alan McClain, Qamrul Hasan, Method for providing read data flow control or error reporting using a read data strobe ,(2013)
Andrew W. Lueck, Michael J. Haertel, William Alexander Hughes, Mark D. Hummel, Geoffrey S. Strongin, Mitchell Alsup, Ensuring deadlock free operation for peer to peer traffic in an input/output memory management unit (IOMMU) ,(2006)
Kimmo Mylly, Yevgen Gyl, Jussi Häkkinen, Method and device for reduced read latency of non-volatile memory ,(2007)
Kamal J. Koshy, Wajdi Feghali, Bradley A. Burres, Jaroslaw J. Sydir, Chen-Chi Kuo, Gilbert M. Wolrich, Method and apparatus for scheduling the processing of commands for execution by cryptographic algorithm cores in a programmable network processor ,(2003)
Ofir Shalvi, Dotan Sokolov, Gil Semo, Memory device with reduced reading latency ,(2007)
Hong Beom Pyeon, Roland Schuetz, Hakjune Oh, Steven Przybylski, System having one or more memory devices ,(2008)