Method and apparatus for switching between source-synchronous and common clock data transfer modes in a multiple agent processing system
作者： William S. Wu , Len J. Schultz , Peter D. Macwilliams , Stephen S. Pawlowski
DOI:
关键词:
摘要: A method and apparatus for transferring data between bus (101) agents in a computer system (100) including operating at clock rate. The includes the step of receiving transaction request from requesting agent an indication plurality widths processes. In response to transation request, transmission is configured accordance with width that both responding process. performed asynchronously respect if one first widths, otherwise, synchronously clock.
lens.org 参考文章(12)
Hiroaki Kaneko, Yumiko Horiguchi, Microprocessor for selecting data bus terminal width regardless of data transfer mode ,(1995)
Toyohiko Yoshida, Katsunori Suzuki, Integrated circuit device and microprocessor constituted thereby ,(1991)
Hidechika Kishigami, Microprocessor and microprocessor system with changeable effective bus width ,(1995)
Rod Fleck, Microprocessor with multiple bus configurations ,(1997)
John D. (Jano) Banks, Data path apparatus for IO adapter ,(1990)
Tricia A. Gruwell, Joaquin Hinojosa, Ronald X. Arroyo, William E. Burky, Steering logic to directly connect devices having different data word widths ,(1993)
Richard E. Matick, Stanley Everett Schuster, Bit line switch array for electronic computer memory ,(1992)
Robert E. Stubbs, Dana J. Burgess, Bus supporting a plurality of data transfer sizes and protocols ,(1995)
Stephen S. Pawlowski, High bandwidth self-timed data clocking scheme for memory bus implementation ,(1994)
John R. Kinsel, Thomas J. Riordan, Albert M. Thaik, Paul S. Ries, Processor chip having on-chip circuitry for generating a programmable external clock signal and for controlling data patterns ,(1996)