Making fast buffer insertion even faster via approximation techniques

作者: Zhuo Li , CN Sze , Charles J Alpert , Jiang Hu , Weiping Shi

DOI: 10.1145/1120725.1120733

关键词:

摘要: As technology scales to 0.13 micron and below, designs are requiring buffers be inserted on interconnects of even moderate length for both critical paths fixing electrical violations. Consequently, buffer insertion is needed tens thousands nets during physical synthesis optimization. Even the fast implementation van Ginneken's algorithm requires several hours perform this task. This work seeks speed up Ginneken style algorithms by an order magnitude while achieving similar results. To end, we present three approximation techniques in algorithm: (1) aggressive pre-buffer slack pruning, (2) squeeze (3) library lookup. Experimental results from industrial show that using these together yields solutions 9 25 times faster than algorithms, only sacrificing less 3% delay penalty.

参考文章(16)
Weiping Shi, Zhuo Li, Charles J Alpert, None, Complexity analysis and speedup techniques for optimal buffer insertion with minimum cost asia and south pacific design automation conference. pp. 609- 614 ,(2004) , 10.5555/1015090.1015257
Charles J Alpert, Anirudh Devgan, Stephen T Quay, None, Buffer insertion with accurate gate and interconnect delay computation design automation conference. pp. 479- 484 ,(1999) , 10.1145/309847.309983
P. Saxena, N. Menezes, P. Cocchini, D.A. Kirkpatrick, Repeater scaling and its impact on CAD IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 23, pp. 451- 463 ,(2004) , 10.1109/TCAD.2004.825841
Weiping Shi, Zhuo Li, An O(nlogn) time algorithm for optimal buffer insertion design automation conference. pp. 580- 585 ,(2003) , 10.1145/775832.775980
John Lillis, Chung-Kuan Cheng, Ting-Ting Y. Lin, Ching-Yen Ho, New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing design automation conference. pp. 395- 400 ,(1996) , 10.1145/240518.240594
Charles J Alpert, Anirudh Devgan, Stephen T Quay, None, Buffer insertion for noise and delay optimization design automation conference. pp. 362- 367 ,(1998) , 10.1145/277044.277145
Peter J. Osler, Placement driven synthesis case studies on two sets of two chips: hierarchical and flat international symposium on physical design. pp. 190- 197 ,(2004) , 10.1145/981066.981107
C.J. Alpert, R.G. Gandham, J.L. Neves, S.T. Quay, Buffer library selection international conference on computer design. pp. 221- 226 ,(2000) , 10.1109/ICCD.2000.878289
J. Lillis, Chung-Kuan Cheng, T.-T.Y. Lin, Optimal wire sizing and buffer insertion for low power and a generalized delay model IEEE Journal of Solid-state Circuits. ,vol. 31, pp. 437- 447 ,(1996) , 10.1109/4.494206
Jason Cong, Takumi Okamoto, Buffered Steiner tree construction with wire sizing for interconnect layout optimization international conference on computer aided design. pp. 44- 49 ,(1996) , 10.5555/244522.244530