Vertical memory devices having dummy channel regions

作者: Chang Seok Kang , Jae Duk Lee , Dong Seog Eun , Seung Hyun Lim , Jae Woo Lim

DOI:

关键词:

摘要: A memory device includes a plurality of channel regions that each extend in direction perpendicular to an upper surface substrate, gate electrode layers and insulating stacked on the substrate adjacent regions, electrodes extending different lengths, dummy first ends layers, wherein layer formed below regions.

参考文章(17)
Toru Tanzawa, Interconnections for 3D memory ,(2015)
Megumi Ishiduki, Masaru Kidoh, Ryota Katsumata, Hideaki Aochi, Yosuke Komori, Yoshiaki Fukuzumi, Hiroyasu Tanaka, Masaru Kito, Takuji Kuniya, Semiconductor memory device and method for manufacturing same ,(2016)
Chang-won Lee, Woong-Hee Sohn, Kyung-tae Jang, Myoung-Bum Lee, Ji-Youn Seo, Yong-chae Jung, Vertical memory devices and methods of manufacturing the same ,(2014)
Hideaki Aochi, Hideyuki Nishizawa, Koji Asakawa, Tsukasa Tada, Yoshiaki Fukuzumi, Shigeki Hattori, Satoshi Mikoshiba, Reika Ichihara, Hiroyuki Fuke, Masaya Terai, Nonvolatile semiconductor memory device and method for manufacturing same ,(2010)