Current source calibration by combination selection of minimum sized devices
作者： Janne Maunu , M Pankaala , Joona Marku , Jonne Poikonen , Mika Laiho
DOI: 10.1109/ISCAS.2006.1692644
关键词:
摘要: In this paper, we present an effective mismatch compensation method for analog current mode processing. Such a is required in and future mixed-mode processing systems, which take advantage of addition to conventional digital logic. The proposed design utilizes devices that can be scaled down with the manufacturing process, therefore employing advantages CMOS technology form smaller implementation area. range input currents employed 1 /spl mu/A 10 mu/A. example circuit calibrated within % nominal value at 4/spl sigma/ confidence interval 65 mu/m/sup 2/ area 0.15/spl mu/m technology.
sci-hub.se 参考文章(7)
Anne van den Bosch, Michiel Steyaert, Willy Sansen, An Accurate Statistical Yield Model for CMOS Current-Steering D/A Converters Analog Integrated Circuits and Signal Processing. ,vol. 29, pp. 173- 180 ,(2001) , 10.1023/A:1011261330190
K.R. Lakshmikumar, R.A. Hadaway, M.A. Copeland, Characterisation and modeling of mismatch in MOS transistors for precision analog design IEEE Journal of Solid-state Circuits. ,vol. 21, pp. 1057- 1066 ,(1986) , 10.1109/JSSC.1986.1052648
P.R. Kinget, Device mismatch and tradeoffs in the design of analog circuits IEEE Journal of Solid-state Circuits. ,vol. 40, pp. 1212- 1224 ,(2005) , 10.1109/JSSC.2005.848021
M.J.M. Pelgrom, A.C.J. Duinmaijer, A.P.G. Welbers, Matching properties of MOS transistors IEEE Journal of Solid-state Circuits. ,vol. 24, pp. 1433- 1439 ,(1989) , 10.1109/JSSC.1989.572629
J. Hyde, T. Humes, C. Diorio, M. Thomas, M. Figueroa, A 300-MS/s 14-bit digital-to-analog converter in logic CMOS IEEE Journal of Solid-state Circuits. ,vol. 38, pp. 734- 740 ,(2003) , 10.1109/JSSC.2003.810049
G.I. Radulov, P.J. Quinn, J.A. Hegt, A.H.M. van Roermund, A start-up calibration method for generic current-steering D/A converters with optimal area solution international symposium on circuits and systems. pp. 788- 791 ,(2005) , 10.1109/ISCAS.2005.1464706
A.-J. Annema, B. Nauta, R. van Langevelde, H. Tuinhout, Analog circuits in ultra-deep-submicron CMOS international solid state circuits conference. ,vol. 40, pp. 132- 143 ,(2005) , 10.1109/JSSC.2004.837247